)]}'
[{"id":"openocd~master~Ie191af650a1a8246fa4ae4f84b1f738eeb16c811","project":"openocd","branch":"master","hashtags":[],"change_id":"Ie191af650a1a8246fa4ae4f84b1f738eeb16c811","subject":"Add handling of powered off core 0 in Xilinx Zynq US+ MPSoC target.","status":"NEW","created":"2020-04-07 15:47:18.000000000","updated":"2020-04-07 16:27:48.000000000","submit_type":"CHERRY_PICK","mergeable":false,"insertions":306,"deletions":30,"total_comment_count":0,"unresolved_comment_count":0,"has_review_started":true,"meta_rev_id":"03884803eda47ffa7af9900c0240c5f9bee8b399","_number":5578,"owner":{"_account_id":1001763},"requirements":[],"submit_records":[{"rule_name":"gerrit~DefaultSubmitRule","status":"NOT_READY","labels":[{"label":"Verified","status":"OK","applied_by":{"_account_id":1000014}},{"label":"Code-Review","status":"NEED"}]}]}]