)]}'
[{"id":"openocd~master~Ie4ca9222f034ffc2fa669fb5124a5f8e37b65e3b","project":"openocd","branch":"master","attention_set":{},"removed_from_attention_set":{"1000021":{"account":{"_account_id":1000021},"last_update":"2023-10-07 14:46:11.000000000","reason":"removed on reply"},"1001678":{"account":{"_account_id":1001678},"last_update":"2023-10-07 14:46:18.000000000","reason":"Change was submitted"}},"hashtags":[],"change_id":"Ie4ca9222f034ffc2fa669fb5124a5f8e37b65e3b","subject":"tcl/target/ti_k3: Add AXI-AP port for direct SoC memory map access","status":"MERGED","created":"2023-09-14 12:54:23.000000000","updated":"2023-10-07 14:46:18.000000000","submitted":"2023-10-07 14:46:18.000000000","submitter":{"_account_id":1000021},"insertions":3,"deletions":0,"total_comment_count":5,"unresolved_comment_count":0,"has_review_started":true,"submission_id":"7899","meta_rev_id":"ec19ab3d5252dcc3710ae9502af2301e57e4c529","_number":7899,"owner":{"_account_id":1001678},"requirements":[],"submit_records":[{"rule_name":"gerrit~DefaultSubmitRule","status":"CLOSED","labels":[{"label":"Verified","status":"OK","applied_by":{"_account_id":1000014}},{"label":"Code-Review","status":"OK","applied_by":{"_account_id":1000021}}]}]}]