)]}'
[{"id":"openocd~master~I50ac03a8f57fda319b2ab4ecb9d8b613a4d82f91","project":"openocd","branch":"master","attention_set":{"1000687":{"account":{"_account_id":1000687},"last_update":"2025-09-17 13:47:14.000000000","reason":"\u003cGERRIT_ACCOUNT_1002143\u003e replied on the change","reason_account":{"_account_id":1002143}}},"removed_from_attention_set":{"1002143":{"account":{"_account_id":1002143},"last_update":"2025-09-17 13:47:14.000000000","reason":"\u003cGERRIT_ACCOUNT_1002143\u003e replied on the change","reason_account":{"_account_id":1002143}}},"hashtags":[],"change_id":"I50ac03a8f57fda319b2ab4ecb9d8b613a4d82f91","subject":"target/riscv: handle soft breakpoint on unavailable SMP core","status":"NEW","created":"2025-09-13 21:21:07.000000000","updated":"2025-10-21 21:40:38.000000000","submit_type":"CHERRY_PICK","insertions":11,"deletions":0,"total_comment_count":4,"unresolved_comment_count":1,"has_review_started":true,"meta_rev_id":"464459ad72afd3075bb285b5f7df9237aa721db5","_number":9126,"owner":{"_account_id":1000687},"requirements":[],"submit_records":[{"rule_name":"gerrit~DefaultSubmitRule","status":"NOT_READY","labels":[{"label":"Verified","status":"OK","applied_by":{"_account_id":1000014}},{"label":"Code-Review","status":"NEED"}]}]}]