)]}'
[{"id":"openocd~master~I016a8e5344c5c957e994e343c8fef010c8c05b69","project":"openocd","branch":"master","attention_set":{"1002505":{"account":{"_account_id":1002505},"last_update":"2026-06-29 13:34:47.000000000","reason":"\u003cGERRIT_ACCOUNT_1002047\u003e replied on the change","reason_account":{"_account_id":1002047}}},"removed_from_attention_set":{"1002047":{"account":{"_account_id":1002047},"last_update":"2026-06-29 13:34:47.000000000","reason":"\u003cGERRIT_ACCOUNT_1002047\u003e replied on the change","reason_account":{"_account_id":1002047}}},"hashtags":[],"change_id":"I016a8e5344c5c957e994e343c8fef010c8c05b69","subject":"target/riscv: fix stale cache after register write via Tcl \u0027reg\u0027 command","status":"NEW","created":"2026-04-03 15:11:33.000000000","updated":"2026-06-29 13:34:47.000000000","submit_type":"CHERRY_PICK","insertions":13,"deletions":1,"total_comment_count":1,"unresolved_comment_count":0,"has_review_started":true,"meta_rev_id":"4e5e6efed7bd8e2fe321a27c7648ebae4c343cc4","_number":9555,"owner":{"_account_id":1002505},"requirements":[],"submit_records":[{"rule_name":"gerrit~DefaultSubmitRule","status":"NOT_READY","labels":[{"label":"Verified","status":"OK","applied_by":{"_account_id":1000014}},{"label":"Code-Review","status":"NEED"}]}]}]