)]}'
[{"id":"openocd~master~I4d0541c281e8a2e2f10fe16ee313e923155a6558","project":"openocd","branch":"master","hashtags":[],"change_id":"I4d0541c281e8a2e2f10fe16ee313e923155a6558","subject":"tcl: stm32mp2xx: set CSW for Cortex-M33 D-Cache coherency","status":"MERGED","created":"2026-04-06 17:32:44.000000000","updated":"2026-05-01 19:58:52.000000000","submitted":"2026-05-01 19:58:52.000000000","submitter":{"_account_id":1000021},"insertions":12,"deletions":0,"total_comment_count":0,"unresolved_comment_count":0,"has_review_started":true,"submission_id":"9565","meta_rev_id":"6c4a28718ca9eb4c87f18acc0976a2bfc49f345e","_number":9565,"owner":{"_account_id":1000021},"requirements":[],"submit_records":[{"rule_name":"gerrit~DefaultSubmitRule","status":"CLOSED","labels":[{"label":"Verified","status":"OK","applied_by":{"_account_id":1000014}},{"label":"Code-Review","status":"OK","applied_by":{"_account_id":1000021}}]}]}]