1 /***************************************************************************
2 * Copyright (C) 2006 by Magnus Lundin *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
21 /***************************************************************************
22 There are some things to notice
24 * AT91SAM7S64 is tested
25 * All AT91SAM7Sxx and AT91SAM7Xxx should work but is not tested
26 * All parameters are identified from onchip configuartion registers
28 * The flash controller handles erases automatically on a page (128/265 byte) basis
29 * Only an EraseAll command is supported by the controller
30 * Partial erases can be implemented in software by writing one 0xFFFFFFFF word to
31 * some location in every page in the region to be erased
33 * Lock regions (sectors) are 32 or 64 pages
35 ***************************************************************************/
40 #include "replacements.h"
47 #include "binarybuffer.h"
54 int at91sam7_register_commands(struct command_context_s
*cmd_ctx
);
55 int at91sam7_flash_bank_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, struct flash_bank_s
*bank
);
56 int at91sam7_erase(struct flash_bank_s
*bank
, int first
, int last
);
57 int at91sam7_protect(struct flash_bank_s
*bank
, int set
, int first
, int last
);
58 int at91sam7_write(struct flash_bank_s
*bank
, u8
*buffer
, u32 offset
, u32 count
);
59 int at91sam7_probe(struct flash_bank_s
*bank
);
60 int at91sam7_auto_probe(struct flash_bank_s
*bank
);
61 int at91sam7_erase_check(struct flash_bank_s
*bank
);
62 int at91sam7_protect_check(struct flash_bank_s
*bank
);
63 int at91sam7_info(struct flash_bank_s
*bank
, char *buf
, int buf_size
);
65 u32
at91sam7_get_flash_status(flash_bank_t
*bank
, u8 flashplane
);
66 void at91sam7_set_flash_mode(flash_bank_t
*bank
, u8 flashplane
, int mode
);
67 u32
at91sam7_wait_status_busy(flash_bank_t
*bank
, u8 flashplane
, u32 waitbits
, int timeout
);
68 int at91sam7_flash_command(struct flash_bank_s
*bank
, u8 flashplane
, u8 cmd
, u16 pagen
);
69 int at91sam7_handle_gpnvm_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
);
71 flash_driver_t at91sam7_flash
=
74 .register_commands
= at91sam7_register_commands
,
75 .flash_bank_command
= at91sam7_flash_bank_command
,
76 .erase
= at91sam7_erase
,
77 .protect
= at91sam7_protect
,
78 .write
= at91sam7_write
,
79 .probe
= at91sam7_probe
,
80 .auto_probe
= at91sam7_probe
,
81 .erase_check
= at91sam7_erase_check
,
82 .protect_check
= at91sam7_protect_check
,
86 u32 MC_FMR
[4] = { 0xFFFFFF60, 0xFFFFFF70, 0xFFFFFF80, 0xFFFFFF90 };
87 u32 MC_FCR
[4] = { 0xFFFFFF64, 0xFFFFFF74, 0xFFFFFF84, 0xFFFFFF94 };
88 u32 MC_FSR
[4] = { 0xFFFFFF68, 0xFFFFFF78, 0xFFFFFF88, 0xFFFFFF98 };
90 char * EPROC
[8]= {"Unknown","ARM946-E","ARM7TDMI","Unknown","ARM920T","ARM926EJ-S","Unknown","Unknown"};
104 0x100000, /* 1024K */
106 0x200000, /* 2048K */
129 int at91sam7_register_commands(struct command_context_s
*cmd_ctx
)
131 command_t
*at91sam7_cmd
= register_command(cmd_ctx
, NULL
, "at91sam7", NULL
, COMMAND_ANY
, NULL
);
132 register_command(cmd_ctx
, at91sam7_cmd
, "gpnvm", at91sam7_handle_gpnvm_command
, COMMAND_EXEC
,
133 "at91sam7 gpnvm <num> <bit> set|clear, set or clear at91sam7 gpnvm bit");
138 u32
at91sam7_get_flash_status(flash_bank_t
*bank
, u8 flashplane
)
140 target_t
*target
= bank
->target
;
143 target_read_u32(target
, MC_FSR
[flashplane
], &fsr
);
148 /* Read clock configuration and set at91sam7_info->usec_clocks*/
149 void at91sam7_read_clock_info(flash_bank_t
*bank
)
151 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
152 target_t
*target
= bank
->target
;
153 u32 mckr
, mcfr
, pllr
;
154 unsigned long tmp
= 0, mainfreq
;
157 /* Read main clock freqency register */
158 target_read_u32(target
, CKGR_MCFR
, &mcfr
);
159 /* Read master clock register */
160 target_read_u32(target
, PMC_MCKR
, &mckr
);
161 /* Read Clock Generator PLL Register */
162 target_read_u32(target
, CKGR_PLLR
, &pllr
);
164 at91sam7_info
->mck_valid
= 0;
165 switch (mckr
& PMC_MCKR_CSS
)
167 case 0: /* Slow Clock */
168 at91sam7_info
->mck_valid
= 1;
169 mainfreq
= RC_FREQ
/ 16ul * (mcfr
& 0xffff);
172 case 1: /* Main Clock */
173 if (mcfr
& CKGR_MCFR_MAINRDY
)
175 at91sam7_info
->mck_valid
= 1;
176 mainfreq
= RC_FREQ
/ 16ul * (mcfr
& 0xffff);
181 case 2: /* Reserved */
183 case 3: /* PLL Clock */
184 if (mcfr
& CKGR_MCFR_MAINRDY
)
186 target_read_u32(target
, CKGR_PLLR
, &pllr
);
187 if (!(pllr
& CKGR_PLLR_DIV
))
189 at91sam7_info
->mck_valid
= 1;
190 mainfreq
= RC_FREQ
/ 16ul * (mcfr
& 0xffff);
191 /* Integer arithmetic should have sufficient precision
192 as long as PLL is properly configured. */
193 tmp
= mainfreq
/ (pllr
& CKGR_PLLR_DIV
) *
194 (((pllr
& CKGR_PLLR_MUL
) >> 16) + 1);
199 /* Prescaler adjust */
200 if (((mckr
& PMC_MCKR_PRES
) >> 2) == 7)
201 at91sam7_info
->mck_valid
= 0;
203 at91sam7_info
->mck_freq
= tmp
>> ((mckr
& PMC_MCKR_PRES
) >> 2);
205 /* Forget old flash timing */
206 for (flashplane
= 0; flashplane
<at91sam7_info
->num_planes
; flashplane
++)
208 at91sam7_set_flash_mode(bank
, flashplane
, FMR_TIMING_NONE
);
212 /* Setup the timimg registers for nvbits or normal flash */
213 void at91sam7_set_flash_mode(flash_bank_t
*bank
, u8 flashplane
, int mode
)
215 u32 fmr
, fmcn
= 0, fws
= 0;
216 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
217 target_t
*target
= bank
->target
;
219 if (mode
&& (mode
!= at91sam7_info
->flashmode
[flashplane
]))
221 /* Always round up (ceil) */
222 if (mode
==FMR_TIMING_NVBITS
)
224 if (at91sam7_info
->cidr_arch
== 0x60)
226 /* AT91SAM7A3 uses master clocks in 100 ns */
227 fmcn
= (at91sam7_info
->mck_freq
/10000000ul)+1;
231 /* master clocks in 1uS for ARCH 0x7 types */
232 fmcn
= (at91sam7_info
->mck_freq
/1000000ul)+1;
235 else if (mode
==FMR_TIMING_FLASH
)
236 /* main clocks in 1.5uS */
237 fmcn
= (at91sam7_info
->mck_freq
/666666ul)+1;
239 /* Only allow fmcn=0 if clock period is > 30 us = 33kHz. */
240 if (at91sam7_info
->mck_freq
<= 33333ul)
242 /* Only allow fws=0 if clock frequency is < 30 MHz. */
243 if (at91sam7_info
->mck_freq
> 30000000ul)
246 LOG_DEBUG("fmcn[%i]: %i", flashplane
, fmcn
);
247 fmr
= fmcn
<< 16 | fws
<< 8;
248 target_write_u32(target
, MC_FMR
[flashplane
], fmr
);
251 at91sam7_info
->flashmode
[flashplane
] = mode
;
254 u32
at91sam7_wait_status_busy(flash_bank_t
*bank
, u8 flashplane
, u32 waitbits
, int timeout
)
258 while ((!((status
= at91sam7_get_flash_status(bank
,flashplane
)) & waitbits
)) && (timeout
-- > 0))
260 LOG_DEBUG("status[%i]: 0x%x", flashplane
, status
);
264 LOG_DEBUG("status[%i]: 0x%x", flashplane
, status
);
268 LOG_ERROR("status register: 0x%x", status
);
270 LOG_ERROR("Lock Error Bit Detected, Operation Abort");
272 LOG_ERROR("Invalid command and/or bad keyword, Operation Abort");
274 LOG_ERROR("Security Bit Set, Operation Abort");
281 /* Send one command to the AT91SAM flash controller */
282 int at91sam7_flash_command(struct flash_bank_s
*bank
, u8 flashplane
, u8 cmd
, u16 pagen
)
285 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
286 target_t
*target
= bank
->target
;
288 fcr
= (0x5A<<24) | ((pagen
&0x3FF)<<8) | cmd
;
289 target_write_u32(target
, MC_FCR
[flashplane
], fcr
);
290 LOG_DEBUG("Flash command: 0x%x, flashplane: %i, pagenumber:%u", fcr
, flashplane
, pagen
);
292 if ((at91sam7_info
->cidr_arch
== 0x60)&&((cmd
==SLB
)|(cmd
==CLB
)))
294 /* Lock bit manipulation on AT91SAM7A3 waits for FC_FSR bit 1, EOL */
295 if (at91sam7_wait_status_busy(bank
, flashplane
, MC_FSR_EOL
, 10)&0x0C)
297 return ERROR_FLASH_OPERATION_FAILED
;
302 if (at91sam7_wait_status_busy(bank
, flashplane
, MC_FSR_FRDY
, 10)&0x0C)
304 return ERROR_FLASH_OPERATION_FAILED
;
309 /* Read device id register, main clock frequency register and fill in driver info structure */
310 int at91sam7_read_part_info(struct flash_bank_s
*bank
)
312 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
313 target_t
*target
= bank
->target
;
317 if (at91sam7_info
->cidr
!= 0)
318 return ERROR_OK
; /* already probed, multiple probes may cause memory leak, not allowed */
320 /* Read and parse chip identification register */
321 target_read_u32(target
, DBGU_CIDR
, &cidr
);
325 LOG_WARNING("Cannot identify target as an AT91SAM");
326 return ERROR_FLASH_OPERATION_FAILED
;
329 at91sam7_info
->cidr
= cidr
;
330 at91sam7_info
->cidr_ext
= (cidr
>>31)&0x0001;
331 at91sam7_info
->cidr_nvptyp
= (cidr
>>28)&0x0007;
332 at91sam7_info
->cidr_arch
= (cidr
>>20)&0x00FF;
333 at91sam7_info
->cidr_sramsiz
= (cidr
>>16)&0x000F;
334 at91sam7_info
->cidr_nvpsiz2
= (cidr
>>12)&0x000F;
335 at91sam7_info
->cidr_nvpsiz
= (cidr
>>8)&0x000F;
336 at91sam7_info
->cidr_eproc
= (cidr
>>5)&0x0007;
337 at91sam7_info
->cidr_version
= cidr
&0x001F;
338 bank
->size
= NVPSIZ
[at91sam7_info
->cidr_nvpsiz
];
339 at91sam7_info
->target_name
= "Unknown";
341 /* Support just for bulk erase of a single flash plane, whole device if flash size <= 256k */
342 if (NVPSIZ
[at91sam7_info
->cidr_nvpsiz
]<0x80000) /* Flash size less than 512K, one flash plane */
344 bank
->num_sectors
= 1;
345 bank
->sectors
= malloc(sizeof(flash_sector_t
));
346 bank
->sectors
[0].offset
= 0;
347 bank
->sectors
[0].size
= bank
->size
;
348 bank
->sectors
[0].is_erased
= -1;
349 bank
->sectors
[0].is_protected
= -1;
351 else /* Flash size 512K or larger, several flash planes */
353 bank
->num_sectors
= NVPSIZ
[at91sam7_info
->cidr_nvpsiz
]/0x40000;
354 bank
->sectors
= malloc(bank
->num_sectors
*sizeof(flash_sector_t
));
355 for (sectornum
=0; sectornum
<bank
->num_sectors
; sectornum
++)
357 bank
->sectors
[sectornum
].offset
= sectornum
*0x40000;
358 bank
->sectors
[sectornum
].size
= 0x40000;
359 bank
->sectors
[sectornum
].is_erased
= -1;
360 bank
->sectors
[sectornum
].is_protected
= -1;
366 LOG_DEBUG("nvptyp: 0x%3.3x, arch: 0x%4.4x", at91sam7_info
->cidr_nvptyp
, at91sam7_info
->cidr_arch
);
368 /* Read main and master clock freqency register */
369 at91sam7_read_clock_info(bank
);
371 at91sam7_info
->num_planes
= 1;
372 status
= at91sam7_get_flash_status(bank
, 0);
373 at91sam7_info
->securitybit
= (status
>>4)&0x01;
374 at91sam7_protect_check(bank
); /* TODO Check the protect check */
376 if (at91sam7_info
->cidr_arch
== 0x70 )
378 at91sam7_info
->num_nvmbits
= 2;
379 at91sam7_info
->nvmbits
= (status
>>8)&0x03;
380 bank
->base
= 0x100000;
382 if (bank
->size
==0x80000) /* AT91SAM7S512 */
384 at91sam7_info
->target_name
= "AT91SAM7S512";
385 at91sam7_info
->num_planes
= 2;
386 if (at91sam7_info
->num_planes
!= bank
->num_sectors
)
387 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
388 at91sam7_info
->num_lockbits
= 2*16;
389 at91sam7_info
->pagesize
= 256;
390 at91sam7_info
->pages_in_lockregion
= 64;
391 at91sam7_info
->num_pages
= 2*16*64;
393 if (bank
->size
==0x40000) /* AT91SAM7S256 */
395 at91sam7_info
->target_name
= "AT91SAM7S256";
396 at91sam7_info
->num_lockbits
= 16;
397 at91sam7_info
->pagesize
= 256;
398 at91sam7_info
->pages_in_lockregion
= 64;
399 at91sam7_info
->num_pages
= 16*64;
401 if (bank
->size
==0x20000) /* AT91SAM7S128 */
403 at91sam7_info
->target_name
= "AT91SAM7S128";
404 at91sam7_info
->num_lockbits
= 8;
405 at91sam7_info
->pagesize
= 256;
406 at91sam7_info
->pages_in_lockregion
= 64;
407 at91sam7_info
->num_pages
= 8*64;
409 if (bank
->size
==0x10000) /* AT91SAM7S64 */
411 at91sam7_info
->target_name
= "AT91SAM7S64";
412 at91sam7_info
->num_lockbits
= 16;
413 at91sam7_info
->pagesize
= 128;
414 at91sam7_info
->pages_in_lockregion
= 32;
415 at91sam7_info
->num_pages
= 16*32;
417 if (bank
->size
==0x08000) /* AT91SAM7S321/32 */
419 at91sam7_info
->target_name
= "AT91SAM7S321/32";
420 at91sam7_info
->num_lockbits
= 8;
421 at91sam7_info
->pagesize
= 128;
422 at91sam7_info
->pages_in_lockregion
= 32;
423 at91sam7_info
->num_pages
= 8*32;
429 if (at91sam7_info
->cidr_arch
== 0x71 )
431 at91sam7_info
->num_nvmbits
= 3;
432 at91sam7_info
->nvmbits
= (status
>>8)&0x07;
433 bank
->base
= 0x100000;
435 if (bank
->size
==0x80000) /* AT91SAM7XC512 */
437 at91sam7_info
->target_name
= "AT91SAM7XC512";
438 at91sam7_info
->num_planes
= 2;
439 if (at91sam7_info
->num_planes
!= bank
->num_sectors
)
440 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
441 at91sam7_info
->num_lockbits
= 2*16;
442 at91sam7_info
->pagesize
= 256;
443 at91sam7_info
->pages_in_lockregion
= 64;
444 at91sam7_info
->num_pages
= 2*16*64;
446 if (bank
->size
==0x40000) /* AT91SAM7XC256 */
448 at91sam7_info
->target_name
= "AT91SAM7XC256";
449 at91sam7_info
->num_lockbits
= 16;
450 at91sam7_info
->pagesize
= 256;
451 at91sam7_info
->pages_in_lockregion
= 64;
452 at91sam7_info
->num_pages
= 16*64;
454 if (bank
->size
==0x20000) /* AT91SAM7XC128 */
456 at91sam7_info
->target_name
= "AT91SAM7XC128";
457 at91sam7_info
->num_lockbits
= 8;
458 at91sam7_info
->pagesize
= 256;
459 at91sam7_info
->pages_in_lockregion
= 64;
460 at91sam7_info
->num_pages
= 8*64;
466 if (at91sam7_info
->cidr_arch
== 0x72 )
468 at91sam7_info
->num_nvmbits
= 3;
469 at91sam7_info
->nvmbits
= (status
>>8)&0x07;
470 bank
->base
= 0x100000;
472 if (bank
->size
==0x80000) /* AT91SAM7SE512 */
474 at91sam7_info
->target_name
= "AT91SAM7SE512";
475 at91sam7_info
->num_planes
= 2;
476 if (at91sam7_info
->num_planes
!= bank
->num_sectors
)
477 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
478 at91sam7_info
->num_lockbits
= 32;
479 at91sam7_info
->pagesize
= 256;
480 at91sam7_info
->pages_in_lockregion
= 64;
481 at91sam7_info
->num_pages
= 32*64;
483 if (bank
->size
==0x40000)
485 at91sam7_info
->target_name
= "AT91SAM7SE256";
486 at91sam7_info
->num_lockbits
= 16;
487 at91sam7_info
->pagesize
= 256;
488 at91sam7_info
->pages_in_lockregion
= 64;
489 at91sam7_info
->num_pages
= 16*64;
491 if (bank
->size
==0x08000)
493 at91sam7_info
->target_name
= "AT91SAM7SE32";
494 at91sam7_info
->num_lockbits
= 8;
495 at91sam7_info
->pagesize
= 128;
496 at91sam7_info
->pages_in_lockregion
= 32;
497 at91sam7_info
->num_pages
= 8*32;
503 if (at91sam7_info
->cidr_arch
== 0x75 )
505 at91sam7_info
->num_nvmbits
= 3;
506 at91sam7_info
->nvmbits
= (status
>>8)&0x07;
507 bank
->base
= 0x100000;
509 if (bank
->size
==0x80000) /* AT91SAM7X512 */
511 at91sam7_info
->target_name
= "AT91SAM7X512";
512 at91sam7_info
->num_planes
= 2;
513 if (at91sam7_info
->num_planes
!= bank
->num_sectors
)
514 LOG_WARNING("Internal error: Number of flash planes and erase sectors does not match, please report");;
515 at91sam7_info
->num_lockbits
= 32;
516 at91sam7_info
->pagesize
= 256;
517 at91sam7_info
->pages_in_lockregion
= 64;
518 at91sam7_info
->num_pages
= 2*16*64;
519 LOG_DEBUG("Support for AT91SAM7X512 is experimental in this version!");
521 if (bank
->size
==0x40000) /* AT91SAM7X256 */
523 at91sam7_info
->target_name
= "AT91SAM7X256";
524 at91sam7_info
->num_lockbits
= 16;
525 at91sam7_info
->pagesize
= 256;
526 at91sam7_info
->pages_in_lockregion
= 64;
527 at91sam7_info
->num_pages
= 16*64;
529 if (bank
->size
==0x20000) /* AT91SAM7X128 */
531 at91sam7_info
->target_name
= "AT91SAM7X128";
532 at91sam7_info
->num_lockbits
= 8;
533 at91sam7_info
->pagesize
= 256;
534 at91sam7_info
->pages_in_lockregion
= 64;
535 at91sam7_info
->num_pages
= 8*64;
541 if (at91sam7_info
->cidr_arch
== 0x60 )
543 at91sam7_info
->num_nvmbits
= 3;
544 at91sam7_info
->nvmbits
= (status
>>8)&0x07;
545 bank
->base
= 0x100000;
548 if (bank
->size
== 0x40000) /* AT91SAM7A3 */
550 at91sam7_info
->target_name
= "AT91SAM7A3";
551 at91sam7_info
->num_lockbits
= 16;
552 at91sam7_info
->pagesize
= 256;
553 at91sam7_info
->pages_in_lockregion
= 16;
554 at91sam7_info
->num_pages
= 16*64;
559 LOG_WARNING("at91sam7 flash only tested for AT91SAM7Sxx series");
563 int at91sam7_erase_check(struct flash_bank_s
*bank
)
565 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
567 if (!at91sam7_info
->working_area_size
)
577 int at91sam7_protect_check(struct flash_bank_s
*bank
)
582 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
584 if (at91sam7_info
->cidr
== 0)
586 return ERROR_FLASH_BANK_NOT_PROBED
;
589 if (bank
->target
->state
!= TARGET_HALTED
)
591 return ERROR_TARGET_NOT_HALTED
;
594 for (flashplane
=0;flashplane
<at91sam7_info
->num_planes
;flashplane
++)
596 status
= at91sam7_get_flash_status(bank
, flashplane
);
597 at91sam7_info
->lockbits
[flashplane
] = (status
>> 16);
603 /* flash_bank at91sam7 0 0 0 0 <target#>
605 int at91sam7_flash_bank_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, struct flash_bank_s
*bank
)
607 at91sam7_flash_bank_t
*at91sam7_info
;
612 LOG_WARNING("incomplete flash_bank at91sam7 configuration");
613 return ERROR_FLASH_BANK_INVALID
;
616 at91sam7_info
= malloc(sizeof(at91sam7_flash_bank_t
));
617 bank
->driver_priv
= at91sam7_info
;
619 /* part wasn't probed for info yet */
620 at91sam7_info
->cidr
= 0;
622 at91sam7_info
->flashmode
[i
]=0;
627 int at91sam7_erase(struct flash_bank_s
*bank
, int first
, int last
)
629 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
632 if (at91sam7_info
->cidr
== 0)
634 return ERROR_FLASH_BANK_NOT_PROBED
;
637 if (bank
->target
->state
!= TARGET_HALTED
)
639 return ERROR_TARGET_NOT_HALTED
;
642 if ((first
< 0) || (last
< first
) || (last
>= bank
->num_sectors
))
644 if ((first
== 0) && (last
== (at91sam7_info
->num_lockbits
-1)))
646 LOG_WARNING("Sector numbers based on lockbit count, probably a deprecated script");
647 last
= bank
->num_sectors
-1;
649 else return ERROR_FLASH_SECTOR_INVALID
;
652 /* Configure the flash controller timing */
653 at91sam7_read_clock_info(bank
);
654 for (flashplane
= first
; flashplane
<=last
; flashplane
++)
656 /* Configure the flash controller timing */
657 at91sam7_set_flash_mode(bank
, flashplane
, FMR_TIMING_FLASH
);
658 if (at91sam7_flash_command(bank
, flashplane
, EA
, 0) != ERROR_OK
)
660 return ERROR_FLASH_OPERATION_FAILED
;
667 int at91sam7_protect(struct flash_bank_s
*bank
, int set
, int first
, int last
)
673 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
675 if (at91sam7_info
->cidr
== 0)
677 return ERROR_FLASH_BANK_NOT_PROBED
;
680 if (bank
->target
->state
!= TARGET_HALTED
)
682 return ERROR_TARGET_NOT_HALTED
;
685 if ((first
< 0) || (last
< first
) || (last
>= at91sam7_info
->num_lockbits
))
687 return ERROR_FLASH_SECTOR_INVALID
;
690 at91sam7_read_clock_info(bank
);
692 for (lockregion
=first
;lockregion
<=last
;lockregion
++)
694 pagen
= lockregion
*at91sam7_info
->pages_in_lockregion
;
695 flashplane
= (pagen
>>10)&0x03;
696 /* Configure the flash controller timing */
697 at91sam7_set_flash_mode(bank
, flashplane
, FMR_TIMING_NVBITS
);
704 if (at91sam7_flash_command(bank
, flashplane
, cmd
, pagen
) != ERROR_OK
)
706 return ERROR_FLASH_OPERATION_FAILED
;
710 at91sam7_protect_check(bank
);
716 int at91sam7_write(struct flash_bank_s
*bank
, u8
*buffer
, u32 offset
, u32 count
)
718 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
719 target_t
*target
= bank
->target
;
720 u32 dst_min_alignment
, wcount
, bytes_remaining
= count
;
721 u32 first_page
, last_page
, pagen
, buffer_pos
;
724 if (at91sam7_info
->cidr
== 0)
726 return ERROR_FLASH_BANK_NOT_PROBED
;
729 if (bank
->target
->state
!= TARGET_HALTED
)
731 return ERROR_TARGET_NOT_HALTED
;
734 if (offset
+ count
> bank
->size
)
735 return ERROR_FLASH_DST_OUT_OF_BANK
;
737 dst_min_alignment
= at91sam7_info
->pagesize
;
739 if (offset
% dst_min_alignment
)
741 LOG_WARNING("offset 0x%x breaks required alignment 0x%x", offset
, dst_min_alignment
);
742 return ERROR_FLASH_DST_BREAKS_ALIGNMENT
;
745 if (at91sam7_info
->cidr_arch
== 0)
746 return ERROR_FLASH_BANK_NOT_PROBED
;
748 first_page
= offset
/dst_min_alignment
;
749 last_page
= CEIL(offset
+ count
, dst_min_alignment
);
751 LOG_DEBUG("first_page: %i, last_page: %i, count %i", first_page
, last_page
, count
);
753 at91sam7_read_clock_info(bank
);
755 for (pagen
=first_page
; pagen
<last_page
; pagen
++)
757 if (bytes_remaining
<dst_min_alignment
)
758 count
= bytes_remaining
;
760 count
= dst_min_alignment
;
761 bytes_remaining
-= count
;
763 /* Write one block to the PageWriteBuffer */
764 buffer_pos
= (pagen
-first_page
)*dst_min_alignment
;
765 wcount
= CEIL(count
,4);
766 target
->type
->write_memory(target
, bank
->base
+pagen
*dst_min_alignment
, 4, wcount
, buffer
+buffer_pos
);
767 flashplane
= (pagen
>>10)&0x3;
769 /* Configure the flash controller timing */
770 at91sam7_set_flash_mode(bank
, flashplane
, FMR_TIMING_FLASH
);
771 /* Send Write Page command to Flash Controller */
772 if (at91sam7_flash_command(bank
, flashplane
, WP
, pagen
) != ERROR_OK
)
774 return ERROR_FLASH_OPERATION_FAILED
;
776 LOG_DEBUG("Write flash plane:%i page number:%i", flashplane
, pagen
);
783 int at91sam7_probe(struct flash_bank_s
*bank
)
785 /* we can't probe on an at91sam7
786 * if this is an at91sam7, it has the configured flash
788 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
791 if (at91sam7_info
->cidr
!= 0)
793 return ERROR_OK
; /* already probed */
796 if (bank
->target
->state
!= TARGET_HALTED
)
798 return ERROR_TARGET_NOT_HALTED
;
801 retval
= at91sam7_read_part_info(bank
);
802 if (retval
!= ERROR_OK
)
809 int at91sam7_info(struct flash_bank_s
*bank
, char *buf
, int buf_size
)
811 int printed
, flashplane
;
812 at91sam7_flash_bank_t
*at91sam7_info
= bank
->driver_priv
;
814 if (at91sam7_info
->cidr
== 0)
816 return ERROR_FLASH_BANK_NOT_PROBED
;
819 printed
= snprintf(buf
, buf_size
, "\nat91sam7 information: Chip is %s\n",at91sam7_info
->target_name
);
823 printed
= snprintf(buf
, buf_size
, "cidr: 0x%8.8x, arch: 0x%4.4x, eproc: %s, version:0x%3.3x, flashsize: 0x%8.8x\n",
824 at91sam7_info
->cidr
, at91sam7_info
->cidr_arch
, EPROC
[at91sam7_info
->cidr_eproc
], at91sam7_info
->cidr_version
, bank
->size
);
828 printed
= snprintf(buf
, buf_size
, "master clock(estimated): %ikHz \n", at91sam7_info
->mck_freq
/ 1000);
832 if (at91sam7_info
->num_planes
>1) {
833 printed
= snprintf(buf
, buf_size
, "flashplanes: %i, pagesize: %i, lock regions: %i, pages in lock region: %i \n",
834 at91sam7_info
->num_planes
, at91sam7_info
->pagesize
, at91sam7_info
->num_lockbits
, at91sam7_info
->num_pages
/at91sam7_info
->num_lockbits
);
837 for (flashplane
=0; flashplane
<at91sam7_info
->num_planes
; flashplane
++)
839 printed
= snprintf(buf
, buf_size
, "lockbits[%i]: 0x%4.4x, ", flashplane
, at91sam7_info
->lockbits
[flashplane
]);
845 if (at91sam7_info
->num_lockbits
>0) {
846 printed
= snprintf(buf
, buf_size
, "pagesize: %i, lockbits: %i 0x%4.4x, pages in lock region: %i \n",
847 at91sam7_info
->pagesize
, at91sam7_info
->num_lockbits
, at91sam7_info
->lockbits
[0], at91sam7_info
->num_pages
/at91sam7_info
->num_lockbits
);
852 printed
= snprintf(buf
, buf_size
, "securitybit: %i, nvmbits(%i): 0x%1.1x\n", at91sam7_info
->securitybit
, at91sam7_info
->num_nvmbits
, at91sam7_info
->nvmbits
);
860 * On AT91SAM7S: When the gpnvm bits are set with
861 * > at91sam7 gpnvm 0 bitnr set
862 * the changes are not visible in the flash controller status register MC_FSR
863 * until the processor has been reset.
864 * On the Olimex board this requires a power cycle.
865 * Note that the AT91SAM7S has the following errata (doc6175.pdf sec 14.1.3):
866 * The maximum number of write/erase cycles for Non Volatile Memory bits is 100. This includes
867 * Lock Bits (LOCKx), General Purpose NVM bits (GPNVMx) and the Security Bit.
869 int at91sam7_handle_gpnvm_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
876 at91sam7_flash_bank_t
*at91sam7_info
;
881 command_print(cmd_ctx
, "at91sam7 gpnvm <num> <bit> <set|clear>");
885 bank
= get_flash_bank_by_num_noprobe(strtoul(args
[0], NULL
, 0));
891 return ERROR_FLASH_BANK_INVALID
;
894 if (bank
->driver
!= &at91sam7_flash
)
896 command_print(cmd_ctx
, "not an at91sam7 flash bank '%s'", args
[0]);
897 return ERROR_FLASH_BANK_INVALID
;
900 if (strcmp(value
, "set") == 0)
904 else if (strcmp(value
, "clear") == 0)
910 return ERROR_COMMAND_SYNTAX_ERROR
;
913 at91sam7_info
= bank
->driver_priv
;
915 if (bank
->target
->state
!= TARGET_HALTED
)
917 LOG_ERROR("target has to be halted to perform flash operation");
918 return ERROR_TARGET_NOT_HALTED
;
921 if (at91sam7_info
->cidr
== 0)
923 retval
= at91sam7_read_part_info(bank
);
924 if (retval
!= ERROR_OK
) {
929 if ((bit
<0) || (at91sam7_info
->num_nvmbits
<= bit
))
931 command_print(cmd_ctx
, "gpnvm bit '#%s' is out of bounds for target %s", args
[1],at91sam7_info
->target_name
);
935 /* Configure the flash controller timing */
936 at91sam7_read_clock_info(bank
);
937 at91sam7_set_flash_mode(bank
, 0, FMR_TIMING_NVBITS
);
939 if (at91sam7_flash_command(bank
, 0, flashcmd
, (u16
)(bit
)) != ERROR_OK
)
941 return ERROR_FLASH_OPERATION_FAILED
;
944 status
= at91sam7_get_flash_status(bank
, 0);
945 LOG_DEBUG("at91sam7_handle_gpnvm_command: cmd 0x%x, value 0x%x, status 0x%x \n",flashcmd
,bit
,status
);
946 at91sam7_info
->nvmbits
= (status
>>8)&((1<<at91sam7_info
->num_nvmbits
)-1);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)