1 /***************************************************************************
2 * Copyright (C) 2013 Synapse Product Development *
3 * Andrey Smirnov <andrew.smironv@gmail.com> *
4 * Angus Gratton <gus@projectgus.com> *
5 * Erdem U. Altunyurt <spamjunkeater@gmail.com> *
7 * This program is free software; you can redistribute it and/or modify *
8 * it under the terms of the GNU General Public License as published by *
9 * the Free Software Foundation; either version 2 of the License, or *
10 * (at your option) any later version. *
12 * This program is distributed in the hope that it will be useful, *
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
15 * GNU General Public License for more details. *
17 * You should have received a copy of the GNU General Public License *
18 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
19 ***************************************************************************/
26 #include <target/algorithm.h>
27 #include <target/armv7m.h>
28 #include <helper/types.h>
29 #include <helper/time_support.h>
31 /* Both those values are constant across the current spectrum ofr nRF5 devices */
32 #define WATCHDOG_REFRESH_REGISTER 0x40010600
33 #define WATCHDOG_REFRESH_VALUE 0x6e524635
36 NRF5_FLASH_BASE
= 0x00000000,
39 enum nrf5_ficr_registers
{
40 NRF5_FICR_BASE
= 0x10000000, /* Factory Information Configuration Registers */
42 #define NRF5_FICR_REG(offset) (NRF5_FICR_BASE + offset)
44 NRF5_FICR_CODEPAGESIZE
= NRF5_FICR_REG(0x010),
45 NRF5_FICR_CODESIZE
= NRF5_FICR_REG(0x014),
47 NRF51_FICR_CLENR0
= NRF5_FICR_REG(0x028),
48 NRF51_FICR_PPFC
= NRF5_FICR_REG(0x02C),
49 NRF51_FICR_NUMRAMBLOCK
= NRF5_FICR_REG(0x034),
50 NRF51_FICR_SIZERAMBLOCK0
= NRF5_FICR_REG(0x038),
51 NRF51_FICR_SIZERAMBLOCK1
= NRF5_FICR_REG(0x03C),
52 NRF51_FICR_SIZERAMBLOCK2
= NRF5_FICR_REG(0x040),
53 NRF51_FICR_SIZERAMBLOCK3
= NRF5_FICR_REG(0x044),
55 NRF5_FICR_CONFIGID
= NRF5_FICR_REG(0x05C),
56 NRF5_FICR_DEVICEID0
= NRF5_FICR_REG(0x060),
57 NRF5_FICR_DEVICEID1
= NRF5_FICR_REG(0x064),
58 NRF5_FICR_ER0
= NRF5_FICR_REG(0x080),
59 NRF5_FICR_ER1
= NRF5_FICR_REG(0x084),
60 NRF5_FICR_ER2
= NRF5_FICR_REG(0x088),
61 NRF5_FICR_ER3
= NRF5_FICR_REG(0x08C),
62 NRF5_FICR_IR0
= NRF5_FICR_REG(0x090),
63 NRF5_FICR_IR1
= NRF5_FICR_REG(0x094),
64 NRF5_FICR_IR2
= NRF5_FICR_REG(0x098),
65 NRF5_FICR_IR3
= NRF5_FICR_REG(0x09C),
66 NRF5_FICR_DEVICEADDRTYPE
= NRF5_FICR_REG(0x0A0),
67 NRF5_FICR_DEVICEADDR0
= NRF5_FICR_REG(0x0A4),
68 NRF5_FICR_DEVICEADDR1
= NRF5_FICR_REG(0x0A8),
70 NRF51_FICR_OVERRIDEN
= NRF5_FICR_REG(0x0AC),
71 NRF51_FICR_NRF_1MBIT0
= NRF5_FICR_REG(0x0B0),
72 NRF51_FICR_NRF_1MBIT1
= NRF5_FICR_REG(0x0B4),
73 NRF51_FICR_NRF_1MBIT2
= NRF5_FICR_REG(0x0B8),
74 NRF51_FICR_NRF_1MBIT3
= NRF5_FICR_REG(0x0BC),
75 NRF51_FICR_NRF_1MBIT4
= NRF5_FICR_REG(0x0C0),
76 NRF51_FICR_BLE_1MBIT0
= NRF5_FICR_REG(0x0EC),
77 NRF51_FICR_BLE_1MBIT1
= NRF5_FICR_REG(0x0F0),
78 NRF51_FICR_BLE_1MBIT2
= NRF5_FICR_REG(0x0F4),
79 NRF51_FICR_BLE_1MBIT3
= NRF5_FICR_REG(0x0F8),
80 NRF51_FICR_BLE_1MBIT4
= NRF5_FICR_REG(0x0FC),
82 /* Following registers are available on nRF52 and on nRF51 since rev 3 */
83 NRF5_FICR_INFO_PART
= NRF5_FICR_REG(0x100),
84 NRF5_FICR_INFO_VARIANT
= NRF5_FICR_REG(0x104),
85 NRF5_FICR_INFO_PACKAGE
= NRF5_FICR_REG(0x108),
86 NRF5_FICR_INFO_RAM
= NRF5_FICR_REG(0x10C),
87 NRF5_FICR_INFO_FLASH
= NRF5_FICR_REG(0x110),
90 enum nrf5_uicr_registers
{
91 NRF5_UICR_BASE
= 0x10001000, /* User Information
92 * Configuration Registers */
94 #define NRF5_UICR_REG(offset) (NRF5_UICR_BASE + offset)
96 NRF51_UICR_CLENR0
= NRF5_UICR_REG(0x000),
97 NRF51_UICR_RBPCONF
= NRF5_UICR_REG(0x004),
98 NRF51_UICR_XTALFREQ
= NRF5_UICR_REG(0x008),
99 NRF51_UICR_FWID
= NRF5_UICR_REG(0x010),
102 enum nrf5_nvmc_registers
{
103 NRF5_NVMC_BASE
= 0x4001E000, /* Non-Volatile Memory
104 * Controller Registers */
106 #define NRF5_NVMC_REG(offset) (NRF5_NVMC_BASE + offset)
108 NRF5_NVMC_READY
= NRF5_NVMC_REG(0x400),
109 NRF5_NVMC_CONFIG
= NRF5_NVMC_REG(0x504),
110 NRF5_NVMC_ERASEPAGE
= NRF5_NVMC_REG(0x508),
111 NRF5_NVMC_ERASEALL
= NRF5_NVMC_REG(0x50C),
112 NRF5_NVMC_ERASEUICR
= NRF5_NVMC_REG(0x514),
114 NRF5_BPROT_BASE
= 0x40000000,
117 enum nrf5_nvmc_config_bits
{
118 NRF5_NVMC_CONFIG_REN
= 0x00,
119 NRF5_NVMC_CONFIG_WEN
= 0x01,
120 NRF5_NVMC_CONFIG_EEN
= 0x02,
124 struct nrf52_ficr_info
{
133 NRF5_FEATURE_SERIES_51
= 1 << 0,
134 NRF5_FEATURE_SERIES_52
= 1 << 1,
135 NRF5_FEATURE_BPROT
= 1 << 2,
136 NRF5_FEATURE_ACL_PROT
= 1 << 3,
139 struct nrf5_device_spec
{
143 const char *build_code
;
144 unsigned int flash_size_kb
;
145 enum nrf5_features features
;
152 struct nrf5_info
*chip
;
155 struct target
*target
;
157 /* chip identification stored in nrf5_probe() for use in nrf5_info() */
158 bool ficr_info_valid
;
159 struct nrf52_ficr_info ficr_info
;
160 const struct nrf5_device_spec
*spec
;
162 enum nrf5_features features
;
163 unsigned int flash_size_kb
;
164 unsigned int ram_size_kb
;
167 #define NRF51_DEVICE_DEF(id, pt, var, bcode, fsize) \
172 .build_code = bcode, \
173 .flash_size_kb = (fsize), \
174 .features = NRF5_FEATURE_SERIES_51, \
177 #define NRF5_DEVICE_DEF(id, pt, var, bcode, fsize, features) \
182 .build_code = bcode, \
183 .flash_size_kb = (fsize), \
184 .features = features, \
187 /* The known devices table below is derived from the "nRF5x series
188 * compatibility matrix" documents, which can be found in the "DocLib" of
191 * https://www.nordicsemi.com/DocLib/Content/Comp_Matrix/nRF51/latest/COMP/nrf51/nRF51422_ic_revision_overview
192 * https://www.nordicsemi.com/DocLib/Content/Comp_Matrix/nRF51/latest/COMP/nrf51/nRF51822_ic_revision_overview
193 * https://www.nordicsemi.com/DocLib/Content/Comp_Matrix/nRF51/latest/COMP/nrf51/nRF51824_ic_revision_overview
194 * https://www.nordicsemi.com/DocLib/Content/Comp_Matrix/nRF52810/latest/COMP/nrf52810/nRF52810_ic_revision_overview
195 * https://www.nordicsemi.com/DocLib/Content/Comp_Matrix/nRF52832/latest/COMP/nrf52832/ic_revision_overview
196 * https://www.nordicsemi.com/DocLib/Content/Comp_Matrix/nRF52840/latest/COMP/nrf52840/nRF52840_ic_revision_overview
198 * Up to date with Matrix v2.0, plus some additional HWIDs.
200 * The additional HWIDs apply where the build code in the matrix is
201 * shown as Gx0, Bx0, etc. In these cases the HWID in the matrix is
202 * for x==0, x!=0 means different (unspecified) HWIDs.
204 static const struct nrf5_device_spec nrf5_known_devices_table
[] = {
205 /* nRF51822 Devices (IC rev 1). */
206 NRF51_DEVICE_DEF(0x001D, "51822", "QFAA", "CA/C0", 256),
207 NRF51_DEVICE_DEF(0x0026, "51822", "QFAB", "AA", 128),
208 NRF51_DEVICE_DEF(0x0027, "51822", "QFAB", "A0", 128),
209 NRF51_DEVICE_DEF(0x0020, "51822", "CEAA", "BA", 256),
210 NRF51_DEVICE_DEF(0x002F, "51822", "CEAA", "B0", 256),
212 /* Some early nRF51-DK (PCA10028) & nRF51-Dongle (PCA10031) boards
213 with built-in jlink seem to use engineering samples not listed
214 in the nRF51 Series Compatibility Matrix V1.0. */
215 NRF51_DEVICE_DEF(0x0071, "51822", "QFAC", "AB", 256),
217 /* nRF51822 Devices (IC rev 2). */
218 NRF51_DEVICE_DEF(0x002A, "51822", "QFAA", "FA0", 256),
219 NRF51_DEVICE_DEF(0x0044, "51822", "QFAA", "GC0", 256),
220 NRF51_DEVICE_DEF(0x003C, "51822", "QFAA", "G0", 256),
221 NRF51_DEVICE_DEF(0x0057, "51822", "QFAA", "G2", 256),
222 NRF51_DEVICE_DEF(0x0058, "51822", "QFAA", "G3", 256),
223 NRF51_DEVICE_DEF(0x004C, "51822", "QFAB", "B0", 128),
224 NRF51_DEVICE_DEF(0x0040, "51822", "CEAA", "CA0", 256),
225 NRF51_DEVICE_DEF(0x0047, "51822", "CEAA", "DA0", 256),
226 NRF51_DEVICE_DEF(0x004D, "51822", "CEAA", "D00", 256),
228 /* nRF51822 Devices (IC rev 3). */
229 NRF51_DEVICE_DEF(0x0072, "51822", "QFAA", "H0", 256),
230 NRF51_DEVICE_DEF(0x00D1, "51822", "QFAA", "H2", 256),
231 NRF51_DEVICE_DEF(0x007B, "51822", "QFAB", "C0", 128),
232 NRF51_DEVICE_DEF(0x0083, "51822", "QFAC", "A0", 256),
233 NRF51_DEVICE_DEF(0x0084, "51822", "QFAC", "A1", 256),
234 NRF51_DEVICE_DEF(0x007D, "51822", "CDAB", "A0", 128),
235 NRF51_DEVICE_DEF(0x0079, "51822", "CEAA", "E0", 256),
236 NRF51_DEVICE_DEF(0x0087, "51822", "CFAC", "A0", 256),
237 NRF51_DEVICE_DEF(0x008F, "51822", "QFAA", "H1", 256),
239 /* nRF51422 Devices (IC rev 1). */
240 NRF51_DEVICE_DEF(0x001E, "51422", "QFAA", "CA", 256),
241 NRF51_DEVICE_DEF(0x0024, "51422", "QFAA", "C0", 256),
242 NRF51_DEVICE_DEF(0x0031, "51422", "CEAA", "A0A", 256),
244 /* nRF51422 Devices (IC rev 2). */
245 NRF51_DEVICE_DEF(0x002D, "51422", "QFAA", "DAA", 256),
246 NRF51_DEVICE_DEF(0x002E, "51422", "QFAA", "E0", 256),
247 NRF51_DEVICE_DEF(0x0061, "51422", "QFAB", "A00", 128),
248 NRF51_DEVICE_DEF(0x0050, "51422", "CEAA", "B0", 256),
250 /* nRF51422 Devices (IC rev 3). */
251 NRF51_DEVICE_DEF(0x0073, "51422", "QFAA", "F0", 256),
252 NRF51_DEVICE_DEF(0x007C, "51422", "QFAB", "B0", 128),
253 NRF51_DEVICE_DEF(0x0085, "51422", "QFAC", "A0", 256),
254 NRF51_DEVICE_DEF(0x0086, "51422", "QFAC", "A1", 256),
255 NRF51_DEVICE_DEF(0x007E, "51422", "CDAB", "A0", 128),
256 NRF51_DEVICE_DEF(0x007A, "51422", "CEAA", "C0", 256),
257 NRF51_DEVICE_DEF(0x0088, "51422", "CFAC", "A0", 256),
259 /* The driver fully autodetects nRF52 series devices by FICR INFO,
260 * no need for nRF52xxx HWIDs in this table */
262 /* nRF52810 Devices */
263 NRF5_DEVICE_DEF(0x0142, "52810", "QFAA", "B0", 192, NRF5_FEATURE_SERIES_52
| NRF5_FEATURE_BPROT
),
264 NRF5_DEVICE_DEF(0x0143, "52810", "QCAA", "C0", 192, NRF5_FEATURE_SERIES_52
| NRF5_FEATURE_BPROT
),
266 /* nRF52832 Devices */
267 NRF5_DEVICE_DEF(0x00C7, "52832", "QFAA", "B0", 512, NRF5_FEATURE_SERIES_52
| NRF5_FEATURE_BPROT
),
268 NRF5_DEVICE_DEF(0x0139, "52832", "QFAA", "E0", 512, NRF5_FEATURE_SERIES_52
| NRF5_FEATURE_BPROT
),
269 NRF5_DEVICE_DEF(0x00E3, "52832", "CIAA", "B0", 512, NRF5_FEATURE_SERIES_52
| NRF5_FEATURE_BPROT
),
271 /* nRF52840 Devices */
272 NRF5_DEVICE_DEF(0x0150, "52840", "QIAA", "C0", 1024, NRF5_FEATURE_SERIES_52
| NRF5_FEATURE_ACL_PROT
),
276 struct nrf5_device_package
{
281 /* Newer devices have FICR INFO.PACKAGE.
282 * This table converts its value to two character code */
283 static const struct nrf5_device_package nrf5_packages_table
[] = {
290 const struct flash_driver nrf5_flash
, nrf51_flash
;
292 static bool nrf5_bank_is_probed(const struct flash_bank
*bank
)
294 struct nrf5_bank
*nbank
= bank
->driver_priv
;
296 assert(nbank
!= NULL
);
298 return nbank
->probed
;
300 static int nrf5_probe(struct flash_bank
*bank
);
302 static int nrf5_get_probed_chip_if_halted(struct flash_bank
*bank
, struct nrf5_info
**chip
)
304 if (bank
->target
->state
!= TARGET_HALTED
) {
305 LOG_ERROR("Target not halted");
306 return ERROR_TARGET_NOT_HALTED
;
309 struct nrf5_bank
*nbank
= bank
->driver_priv
;
312 if (nrf5_bank_is_probed(bank
))
315 return nrf5_probe(bank
);
318 static int nrf5_wait_for_nvmc(struct nrf5_info
*chip
)
322 int timeout_ms
= 340;
323 int64_t ts_start
= timeval_ms();
326 res
= target_read_u32(chip
->target
, NRF5_NVMC_READY
, &ready
);
327 if (res
!= ERROR_OK
) {
328 LOG_ERROR("Error waiting NVMC_READY: generic flash write/erase error (check protection etc...)");
332 if (ready
== 0x00000001)
337 } while ((timeval_ms()-ts_start
) < timeout_ms
);
339 LOG_DEBUG("Timed out waiting for NVMC_READY");
340 return ERROR_FLASH_BUSY
;
343 static int nrf5_nvmc_erase_enable(struct nrf5_info
*chip
)
346 res
= target_write_u32(chip
->target
,
348 NRF5_NVMC_CONFIG_EEN
);
350 if (res
!= ERROR_OK
) {
351 LOG_ERROR("Failed to enable erase operation");
356 According to NVMC examples in Nordic SDK busy status must be
357 checked after writing to NVMC_CONFIG
359 res
= nrf5_wait_for_nvmc(chip
);
361 LOG_ERROR("Erase enable did not complete");
366 static int nrf5_nvmc_write_enable(struct nrf5_info
*chip
)
369 res
= target_write_u32(chip
->target
,
371 NRF5_NVMC_CONFIG_WEN
);
373 if (res
!= ERROR_OK
) {
374 LOG_ERROR("Failed to enable write operation");
379 According to NVMC examples in Nordic SDK busy status must be
380 checked after writing to NVMC_CONFIG
382 res
= nrf5_wait_for_nvmc(chip
);
384 LOG_ERROR("Write enable did not complete");
389 static int nrf5_nvmc_read_only(struct nrf5_info
*chip
)
392 res
= target_write_u32(chip
->target
,
394 NRF5_NVMC_CONFIG_REN
);
396 if (res
!= ERROR_OK
) {
397 LOG_ERROR("Failed to enable read-only operation");
401 According to NVMC examples in Nordic SDK busy status must be
402 checked after writing to NVMC_CONFIG
404 res
= nrf5_wait_for_nvmc(chip
);
406 LOG_ERROR("Read only enable did not complete");
411 static int nrf5_nvmc_generic_erase(struct nrf5_info
*chip
,
412 uint32_t erase_register
, uint32_t erase_value
)
416 res
= nrf5_nvmc_erase_enable(chip
);
420 res
= target_write_u32(chip
->target
,
426 res
= nrf5_wait_for_nvmc(chip
);
430 return nrf5_nvmc_read_only(chip
);
433 nrf5_nvmc_read_only(chip
);
435 LOG_ERROR("Failed to erase reg: 0x%08"PRIx32
" val: 0x%08"PRIx32
,
436 erase_register
, erase_value
);
440 static int nrf5_protect_check_clenr0(struct flash_bank
*bank
)
444 struct nrf5_bank
*nbank
= bank
->driver_priv
;
445 struct nrf5_info
*chip
= nbank
->chip
;
447 assert(chip
!= NULL
);
449 res
= target_read_u32(chip
->target
, NRF51_FICR_CLENR0
,
451 if (res
!= ERROR_OK
) {
452 LOG_ERROR("Couldn't read code region 0 size[FICR]");
456 if (clenr0
== 0xFFFFFFFF) {
457 res
= target_read_u32(chip
->target
, NRF51_UICR_CLENR0
,
459 if (res
!= ERROR_OK
) {
460 LOG_ERROR("Couldn't read code region 0 size[UICR]");
465 for (unsigned int i
= 0; i
< bank
->num_sectors
; i
++)
466 bank
->sectors
[i
].is_protected
=
467 clenr0
!= 0xFFFFFFFF && bank
->sectors
[i
].offset
< clenr0
;
472 static int nrf5_protect_check_bprot(struct flash_bank
*bank
)
474 struct nrf5_bank
*nbank
= bank
->driver_priv
;
475 struct nrf5_info
*chip
= nbank
->chip
;
477 assert(chip
!= NULL
);
479 static uint32_t nrf5_bprot_offsets
[4] = { 0x600, 0x604, 0x610, 0x614 };
480 uint32_t bprot_reg
= 0;
483 for (unsigned int i
= 0; i
< bank
->num_sectors
; i
++) {
484 unsigned int bit
= i
% 32;
486 unsigned int n_reg
= i
/ 32;
487 if (n_reg
>= ARRAY_SIZE(nrf5_bprot_offsets
))
490 res
= target_read_u32(chip
->target
, NRF5_BPROT_BASE
+ nrf5_bprot_offsets
[n_reg
], &bprot_reg
);
494 bank
->sectors
[i
].is_protected
= (bprot_reg
& (1 << bit
)) ? 1 : 0;
499 static int nrf5_protect_check(struct flash_bank
*bank
)
501 /* UICR cannot be write protected so just return early */
502 if (bank
->base
== NRF5_UICR_BASE
)
505 struct nrf5_bank
*nbank
= bank
->driver_priv
;
506 struct nrf5_info
*chip
= nbank
->chip
;
508 assert(chip
!= NULL
);
510 if (chip
->features
& NRF5_FEATURE_BPROT
)
511 return nrf5_protect_check_bprot(bank
);
513 if (chip
->features
& NRF5_FEATURE_SERIES_51
)
514 return nrf5_protect_check_clenr0(bank
);
516 LOG_WARNING("Flash protection of this nRF device is not supported");
517 return ERROR_FLASH_OPER_UNSUPPORTED
;
520 static int nrf5_protect_clenr0(struct flash_bank
*bank
, int set
, unsigned int first
,
524 uint32_t clenr0
, ppfc
;
525 struct nrf5_bank
*nbank
= bank
->driver_priv
;
526 struct nrf5_info
*chip
= nbank
->chip
;
529 LOG_ERROR("Code region 0 must start at the beginning of the bank");
533 res
= target_read_u32(chip
->target
, NRF51_FICR_PPFC
,
535 if (res
!= ERROR_OK
) {
536 LOG_ERROR("Couldn't read PPFC register");
540 if ((ppfc
& 0xFF) == 0x00) {
541 LOG_ERROR("Code region 0 size was pre-programmed at the factory, can't change flash protection settings");
545 res
= target_read_u32(chip
->target
, NRF51_UICR_CLENR0
,
547 if (res
!= ERROR_OK
) {
548 LOG_ERROR("Couldn't read code region 0 size from UICR");
552 if (!set
|| clenr0
!= 0xFFFFFFFF) {
553 LOG_ERROR("You need to perform chip erase before changing the protection settings");
557 res
= nrf5_nvmc_write_enable(chip
);
561 clenr0
= bank
->sectors
[last
].offset
+ bank
->sectors
[last
].size
;
562 res
= target_write_u32(chip
->target
, NRF51_UICR_CLENR0
, clenr0
);
564 int res2
= nrf5_wait_for_nvmc(chip
);
570 LOG_INFO("A reset or power cycle is required for the new protection settings to take effect.");
572 LOG_ERROR("Couldn't write code region 0 size to UICR");
575 nrf5_nvmc_read_only(chip
);
580 static int nrf5_protect(struct flash_bank
*bank
, int set
, unsigned int first
,
584 struct nrf5_info
*chip
;
586 /* UICR cannot be write protected so just bail out early */
587 if (bank
->base
== NRF5_UICR_BASE
) {
588 LOG_ERROR("UICR page does not support protection");
589 return ERROR_FLASH_OPER_UNSUPPORTED
;
592 res
= nrf5_get_probed_chip_if_halted(bank
, &chip
);
596 if (chip
->features
& NRF5_FEATURE_SERIES_51
)
597 return nrf5_protect_clenr0(bank
, set
, first
, last
);
599 LOG_ERROR("Flash protection setting is not supported on this nRF5 device");
600 return ERROR_FLASH_OPER_UNSUPPORTED
;
603 static bool nrf5_info_variant_to_str(uint32_t variant
, char *bf
)
607 h_u32_to_be(b
, variant
);
608 if (isalnum(b
[0]) && isalnum(b
[1]) && isalnum(b
[2]) && isalnum(b
[3])) {
618 static const char *nrf5_decode_info_package(uint32_t package
)
620 for (size_t i
= 0; i
< ARRAY_SIZE(nrf5_packages_table
); i
++) {
621 if (nrf5_packages_table
[i
].package
== package
)
622 return nrf5_packages_table
[i
].code
;
627 static int get_nrf5_chip_type_str(const struct nrf5_info
*chip
, char *buf
, unsigned int buf_size
)
631 res
= snprintf(buf
, buf_size
, "nRF%s-%s(build code: %s)",
632 chip
->spec
->part
, chip
->spec
->variant
, chip
->spec
->build_code
);
633 } else if (chip
->ficr_info_valid
) {
635 nrf5_info_variant_to_str(chip
->ficr_info
.variant
, variant
);
636 res
= snprintf(buf
, buf_size
, "nRF%" PRIx32
"-%s%.2s(build code: %s)",
637 chip
->ficr_info
.part
,
638 nrf5_decode_info_package(chip
->ficr_info
.package
),
639 variant
, &variant
[2]);
641 res
= snprintf(buf
, buf_size
, "nRF51xxx (HWID 0x%04" PRIx16
")", chip
->hwid
);
645 if (res
<= 0 || (unsigned int)res
>= buf_size
) {
646 LOG_ERROR("BUG: buffer problem in %s", __func__
);
652 static int nrf5_info(struct flash_bank
*bank
, struct command_invocation
*cmd
)
654 struct nrf5_bank
*nbank
= bank
->driver_priv
;
655 struct nrf5_info
*chip
= nbank
->chip
;
657 char chip_type_str
[256];
658 if (get_nrf5_chip_type_str(chip
, chip_type_str
, sizeof(chip_type_str
)) != ERROR_OK
)
661 command_print_sameline(cmd
, "%s %ukB Flash, %ukB RAM",
662 chip_type_str
, chip
->flash_size_kb
, chip
->ram_size_kb
);
666 static int nrf5_read_ficr_info(struct nrf5_info
*chip
)
669 struct target
*target
= chip
->target
;
671 chip
->ficr_info_valid
= false;
673 res
= target_read_u32(target
, NRF5_FICR_INFO_PART
, &chip
->ficr_info
.part
);
674 if (res
!= ERROR_OK
) {
675 LOG_DEBUG("Couldn't read FICR INFO.PART register");
679 uint32_t series
= chip
->ficr_info
.part
& 0xfffff000;
682 chip
->features
= NRF5_FEATURE_SERIES_51
;
686 chip
->features
= NRF5_FEATURE_SERIES_52
;
688 switch (chip
->ficr_info
.part
) {
691 chip
->features
|= NRF5_FEATURE_BPROT
;
695 chip
->features
|= NRF5_FEATURE_ACL_PROT
;
701 LOG_DEBUG("FICR INFO likely not implemented. Invalid PART value 0x%08"
702 PRIx32
, chip
->ficr_info
.part
);
703 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
706 /* Now we know the device has FICR INFO filled by something relevant:
707 * Although it is not documented, the tested nRF51 rev 3 devices
708 * have FICR INFO.PART, RAM and FLASH of the same format as nRF52.
709 * VARIANT and PACKAGE coding is unknown for a nRF51 device.
710 * nRF52 devices have FICR INFO documented and always filled. */
712 res
= target_read_u32(target
, NRF5_FICR_INFO_VARIANT
, &chip
->ficr_info
.variant
);
716 res
= target_read_u32(target
, NRF5_FICR_INFO_PACKAGE
, &chip
->ficr_info
.package
);
720 res
= target_read_u32(target
, NRF5_FICR_INFO_RAM
, &chip
->ficr_info
.ram
);
724 res
= target_read_u32(target
, NRF5_FICR_INFO_FLASH
, &chip
->ficr_info
.flash
);
728 chip
->ficr_info_valid
= true;
732 static int nrf5_get_ram_size(struct target
*target
, uint32_t *ram_size
)
738 uint32_t numramblock
;
739 res
= target_read_u32(target
, NRF51_FICR_NUMRAMBLOCK
, &numramblock
);
740 if (res
!= ERROR_OK
) {
741 LOG_DEBUG("Couldn't read FICR NUMRAMBLOCK register");
745 if (numramblock
< 1 || numramblock
> 4) {
746 LOG_DEBUG("FICR NUMRAMBLOCK strange value %" PRIx32
, numramblock
);
747 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
750 for (unsigned int i
= 0; i
< numramblock
; i
++) {
751 uint32_t sizeramblock
;
752 res
= target_read_u32(target
, NRF51_FICR_SIZERAMBLOCK0
+ sizeof(uint32_t)*i
, &sizeramblock
);
753 if (res
!= ERROR_OK
) {
754 LOG_DEBUG("Couldn't read FICR NUMRAMBLOCK register");
757 if (sizeramblock
< 1024 || sizeramblock
> 65536)
758 LOG_DEBUG("FICR SIZERAMBLOCK strange value %" PRIx32
, sizeramblock
);
760 *ram_size
+= sizeramblock
;
765 static int nrf5_probe(struct flash_bank
*bank
)
768 struct nrf5_bank
*nbank
= bank
->driver_priv
;
769 struct nrf5_info
*chip
= nbank
->chip
;
770 struct target
*target
= chip
->target
;
773 res
= target_read_u32(target
, NRF5_FICR_CONFIGID
, &configid
);
774 if (res
!= ERROR_OK
) {
775 LOG_ERROR("Couldn't read CONFIGID register");
779 /* HWID is stored in the lower two bytes of the CONFIGID register */
780 chip
->hwid
= configid
& 0xFFFF;
782 /* guess a nRF51 series if the device has no FICR INFO and we don't know HWID */
783 chip
->features
= NRF5_FEATURE_SERIES_51
;
785 /* Don't bail out on error for the case that some old engineering
786 * sample has FICR INFO registers unreadable. We can proceed anyway. */
787 (void)nrf5_read_ficr_info(chip
);
790 for (size_t i
= 0; i
< ARRAY_SIZE(nrf5_known_devices_table
); i
++) {
791 if (chip
->hwid
== nrf5_known_devices_table
[i
].hwid
) {
792 chip
->spec
= &nrf5_known_devices_table
[i
];
793 chip
->features
= chip
->spec
->features
;
798 if (chip
->spec
&& chip
->ficr_info_valid
) {
799 /* check if HWID table gives the same part as FICR INFO */
800 if (chip
->ficr_info
.part
!= strtoul(chip
->spec
->part
, NULL
, 16))
801 LOG_WARNING("HWID 0x%04" PRIx32
" mismatch: FICR INFO.PART %"
802 PRIx32
, chip
->hwid
, chip
->ficr_info
.part
);
805 if (chip
->ficr_info_valid
) {
806 chip
->ram_size_kb
= chip
->ficr_info
.ram
;
809 nrf5_get_ram_size(target
, &ram_size
);
810 chip
->ram_size_kb
= ram_size
/ 1024;
813 /* The value stored in NRF5_FICR_CODEPAGESIZE is the number of bytes in one page of FLASH. */
814 uint32_t flash_page_size
;
815 res
= target_read_u32(chip
->target
, NRF5_FICR_CODEPAGESIZE
,
817 if (res
!= ERROR_OK
) {
818 LOG_ERROR("Couldn't read code page size");
822 /* Note the register name is misleading,
823 * NRF5_FICR_CODESIZE is the number of pages in flash memory, not the number of bytes! */
824 uint32_t num_sectors
;
825 res
= target_read_u32(chip
->target
, NRF5_FICR_CODESIZE
, &num_sectors
);
826 if (res
!= ERROR_OK
) {
827 LOG_ERROR("Couldn't read code memory size");
831 chip
->flash_size_kb
= num_sectors
* flash_page_size
/ 1024;
833 if (!chip
->bank
[0].probed
&& !chip
->bank
[1].probed
) {
834 char chip_type_str
[256];
835 if (get_nrf5_chip_type_str(chip
, chip_type_str
, sizeof(chip_type_str
)) != ERROR_OK
)
837 const bool device_is_unknown
= (!chip
->spec
&& !chip
->ficr_info_valid
);
838 LOG_INFO("%s%s %ukB Flash, %ukB RAM",
839 device_is_unknown
? "Unknown device: " : "",
847 if (bank
->base
== NRF5_FLASH_BASE
) {
849 if (chip
->spec
&& chip
->flash_size_kb
!= chip
->spec
->flash_size_kb
)
850 LOG_WARNING("Chip's reported Flash capacity does not match expected one");
851 if (chip
->ficr_info_valid
&& chip
->flash_size_kb
!= chip
->ficr_info
.flash
)
852 LOG_WARNING("Chip's reported Flash capacity does not match FICR INFO.FLASH");
854 bank
->num_sectors
= num_sectors
;
855 bank
->size
= num_sectors
* flash_page_size
;
857 bank
->sectors
= alloc_block_array(0, flash_page_size
, num_sectors
);
861 chip
->bank
[0].probed
= true;
864 bank
->num_sectors
= 1;
865 bank
->size
= flash_page_size
;
867 bank
->sectors
= alloc_block_array(0, flash_page_size
, num_sectors
);
871 bank
->sectors
[0].is_protected
= 0;
873 chip
->bank
[1].probed
= true;
879 static int nrf5_auto_probe(struct flash_bank
*bank
)
881 if (nrf5_bank_is_probed(bank
))
884 return nrf5_probe(bank
);
887 static int nrf5_erase_all(struct nrf5_info
*chip
)
889 LOG_DEBUG("Erasing all non-volatile memory");
890 return nrf5_nvmc_generic_erase(chip
,
895 static int nrf5_erase_page(struct flash_bank
*bank
,
896 struct nrf5_info
*chip
,
897 struct flash_sector
*sector
)
901 LOG_DEBUG("Erasing page at 0x%"PRIx32
, sector
->offset
);
903 if (bank
->base
== NRF5_UICR_BASE
) {
904 if (chip
->features
& NRF5_FEATURE_SERIES_51
) {
906 res
= target_read_u32(chip
->target
, NRF51_FICR_PPFC
,
908 if (res
!= ERROR_OK
) {
909 LOG_ERROR("Couldn't read PPFC register");
913 if ((ppfc
& 0xFF) == 0xFF) {
914 /* We can't erase the UICR. Double-check to
915 see if it's already erased before complaining. */
916 default_flash_blank_check(bank
);
917 if (sector
->is_erased
== 1)
920 LOG_ERROR("The chip was not pre-programmed with SoftDevice stack and UICR cannot be erased separately. Please issue mass erase before trying to write to this region");
925 res
= nrf5_nvmc_generic_erase(chip
,
931 res
= nrf5_nvmc_generic_erase(chip
,
939 /* Start a low level flash write for the specified region */
940 static int nrf5_ll_flash_write(struct nrf5_info
*chip
, uint32_t address
, const uint8_t *buffer
, uint32_t bytes
)
942 struct target
*target
= chip
->target
;
943 uint32_t buffer_size
= 8192;
944 struct working_area
*write_algorithm
;
945 struct working_area
*source
;
946 struct reg_param reg_params
[6];
947 struct armv7m_algorithm armv7m_info
;
948 int retval
= ERROR_OK
;
950 static const uint8_t nrf5_flash_write_code
[] = {
951 #include "../../../contrib/loaders/flash/nrf5/nrf5.inc"
954 LOG_DEBUG("Writing buffer to flash address=0x%"PRIx32
" bytes=0x%"PRIx32
, address
, bytes
);
955 assert(bytes
% 4 == 0);
957 /* allocate working area with flash programming code */
958 if (target_alloc_working_area(target
, sizeof(nrf5_flash_write_code
),
959 &write_algorithm
) != ERROR_OK
) {
960 LOG_WARNING("no working area available, falling back to slow memory writes");
962 for (; bytes
> 0; bytes
-= 4) {
963 retval
= target_write_memory(target
, address
, 4, 1, buffer
);
964 if (retval
!= ERROR_OK
)
967 retval
= nrf5_wait_for_nvmc(chip
);
968 if (retval
!= ERROR_OK
)
978 retval
= target_write_buffer(target
, write_algorithm
->address
,
979 sizeof(nrf5_flash_write_code
),
980 nrf5_flash_write_code
);
981 if (retval
!= ERROR_OK
)
985 while (target_alloc_working_area(target
, buffer_size
, &source
) != ERROR_OK
) {
987 buffer_size
&= ~3UL; /* Make sure it's 4 byte aligned */
988 if (buffer_size
<= 256) {
989 /* free working area, write algorithm already allocated */
990 target_free_working_area(target
, write_algorithm
);
992 LOG_WARNING("No large enough working area available, can't do block memory writes");
993 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
997 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
998 armv7m_info
.core_mode
= ARM_MODE_THREAD
;
1000 init_reg_param(®_params
[0], "r0", 32, PARAM_IN_OUT
); /* byte count */
1001 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
); /* buffer start */
1002 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
); /* buffer end */
1003 init_reg_param(®_params
[3], "r3", 32, PARAM_IN_OUT
); /* target address */
1004 init_reg_param(®_params
[4], "r6", 32, PARAM_OUT
); /* watchdog refresh value */
1005 init_reg_param(®_params
[5], "r7", 32, PARAM_OUT
); /* watchdog refresh register address */
1007 buf_set_u32(reg_params
[0].value
, 0, 32, bytes
);
1008 buf_set_u32(reg_params
[1].value
, 0, 32, source
->address
);
1009 buf_set_u32(reg_params
[2].value
, 0, 32, source
->address
+ source
->size
);
1010 buf_set_u32(reg_params
[3].value
, 0, 32, address
);
1011 buf_set_u32(reg_params
[4].value
, 0, 32, WATCHDOG_REFRESH_VALUE
);
1012 buf_set_u32(reg_params
[5].value
, 0, 32, WATCHDOG_REFRESH_REGISTER
);
1014 retval
= target_run_flash_async_algorithm(target
, buffer
, bytes
/4, 4,
1016 ARRAY_SIZE(reg_params
), reg_params
,
1017 source
->address
, source
->size
,
1018 write_algorithm
->address
, write_algorithm
->address
+ sizeof(nrf5_flash_write_code
) - 2,
1021 target_free_working_area(target
, source
);
1022 target_free_working_area(target
, write_algorithm
);
1024 destroy_reg_param(®_params
[0]);
1025 destroy_reg_param(®_params
[1]);
1026 destroy_reg_param(®_params
[2]);
1027 destroy_reg_param(®_params
[3]);
1028 destroy_reg_param(®_params
[4]);
1029 destroy_reg_param(®_params
[5]);
1034 static int nrf5_write(struct flash_bank
*bank
, const uint8_t *buffer
,
1035 uint32_t offset
, uint32_t count
)
1037 struct nrf5_info
*chip
;
1039 int res
= nrf5_get_probed_chip_if_halted(bank
, &chip
);
1040 if (res
!= ERROR_OK
)
1043 assert(offset
% 4 == 0);
1044 assert(count
% 4 == 0);
1046 /* UICR CLENR0 based protection used on nRF51 is somewhat clumsy:
1047 * RM reads: Code running from code region 1 will not be able to write
1049 * Unfortunately the flash loader running from RAM can write to both
1050 * code regions without any hint the protection is violated.
1052 * Update protection state and check if any flash sector to be written
1054 if (chip
->features
& NRF5_FEATURE_SERIES_51
) {
1056 res
= nrf5_protect_check_clenr0(bank
);
1057 if (res
!= ERROR_OK
)
1060 for (unsigned int sector
= 0; sector
< bank
->num_sectors
; sector
++) {
1061 struct flash_sector
*bs
= &bank
->sectors
[sector
];
1063 /* Start offset in or before this sector? */
1064 /* End offset in or behind this sector? */
1065 if ((offset
< (bs
->offset
+ bs
->size
))
1066 && ((offset
+ count
- 1) >= bs
->offset
)
1067 && bs
->is_protected
== 1) {
1068 LOG_ERROR("Write refused, sector %d is protected", sector
);
1069 return ERROR_FLASH_PROTECTED
;
1074 res
= nrf5_nvmc_write_enable(chip
);
1075 if (res
!= ERROR_OK
)
1078 res
= nrf5_ll_flash_write(chip
, bank
->base
+ offset
, buffer
, count
);
1079 if (res
!= ERROR_OK
)
1082 return nrf5_nvmc_read_only(chip
);
1085 nrf5_nvmc_read_only(chip
);
1086 LOG_ERROR("Failed to write to nrf5 flash");
1090 static int nrf5_erase(struct flash_bank
*bank
, unsigned int first
,
1094 struct nrf5_info
*chip
;
1096 res
= nrf5_get_probed_chip_if_halted(bank
, &chip
);
1097 if (res
!= ERROR_OK
)
1100 /* UICR CLENR0 based protection used on nRF51 prevents erase
1101 * absolutely silently. NVMC has no flag to indicate the protection
1104 * Update protection state and check if any flash sector to be erased
1106 if (chip
->features
& NRF5_FEATURE_SERIES_51
) {
1108 res
= nrf5_protect_check_clenr0(bank
);
1109 if (res
!= ERROR_OK
)
1113 /* For each sector to be erased */
1114 for (unsigned int s
= first
; s
<= last
&& res
== ERROR_OK
; s
++) {
1116 if (chip
->features
& NRF5_FEATURE_SERIES_51
1117 && bank
->sectors
[s
].is_protected
== 1) {
1118 LOG_ERROR("Flash sector %d is protected", s
);
1119 return ERROR_FLASH_PROTECTED
;
1122 res
= nrf5_erase_page(bank
, chip
, &bank
->sectors
[s
]);
1123 if (res
!= ERROR_OK
) {
1124 LOG_ERROR("Error erasing sector %d", s
);
1132 static void nrf5_free_driver_priv(struct flash_bank
*bank
)
1134 struct nrf5_bank
*nbank
= bank
->driver_priv
;
1135 struct nrf5_info
*chip
= nbank
->chip
;
1140 if (chip
->refcount
== 0) {
1142 bank
->driver_priv
= NULL
;
1146 static struct nrf5_info
*nrf5_get_chip(struct target
*target
)
1148 struct flash_bank
*bank_iter
;
1150 /* iterate over nrf5 banks of same target */
1151 for (bank_iter
= flash_bank_list(); bank_iter
; bank_iter
= bank_iter
->next
) {
1152 if (bank_iter
->driver
!= &nrf5_flash
&& bank_iter
->driver
!= &nrf51_flash
)
1155 if (bank_iter
->target
!= target
)
1158 struct nrf5_bank
*nbank
= bank_iter
->driver_priv
;
1168 FLASH_BANK_COMMAND_HANDLER(nrf5_flash_bank_command
)
1170 struct nrf5_info
*chip
;
1171 struct nrf5_bank
*nbank
= NULL
;
1173 switch (bank
->base
) {
1174 case NRF5_FLASH_BASE
:
1175 case NRF5_UICR_BASE
:
1178 LOG_ERROR("Invalid bank address " TARGET_ADDR_FMT
, bank
->base
);
1182 chip
= nrf5_get_chip(bank
->target
);
1184 /* Create a new chip */
1185 chip
= calloc(1, sizeof(*chip
));
1189 chip
->target
= bank
->target
;
1192 switch (bank
->base
) {
1193 case NRF5_FLASH_BASE
:
1194 nbank
= &chip
->bank
[0];
1196 case NRF5_UICR_BASE
:
1197 nbank
= &chip
->bank
[1];
1200 assert(nbank
!= NULL
);
1204 nbank
->probed
= false;
1205 bank
->driver_priv
= nbank
;
1206 bank
->write_start_alignment
= bank
->write_end_alignment
= 4;
1211 COMMAND_HANDLER(nrf5_handle_mass_erase_command
)
1214 struct flash_bank
*bank
= NULL
;
1215 struct target
*target
= get_current_target(CMD_CTX
);
1217 res
= get_flash_bank_by_addr(target
, NRF5_FLASH_BASE
, true, &bank
);
1218 if (res
!= ERROR_OK
)
1221 assert(bank
!= NULL
);
1223 struct nrf5_info
*chip
;
1225 res
= nrf5_get_probed_chip_if_halted(bank
, &chip
);
1226 if (res
!= ERROR_OK
)
1229 if (chip
->features
& NRF5_FEATURE_SERIES_51
) {
1231 res
= target_read_u32(target
, NRF51_FICR_PPFC
,
1233 if (res
!= ERROR_OK
) {
1234 LOG_ERROR("Couldn't read PPFC register");
1238 if ((ppfc
& 0xFF) == 0x00) {
1239 LOG_ERROR("Code region 0 size was pre-programmed at the factory, "
1240 "mass erase command won't work.");
1245 res
= nrf5_erase_all(chip
);
1246 if (res
== ERROR_OK
) {
1247 LOG_INFO("Mass erase completed.");
1248 if (chip
->features
& NRF5_FEATURE_SERIES_51
)
1249 LOG_INFO("A reset or power cycle is required if the flash was protected before.");
1252 LOG_ERROR("Failed to erase the chip");
1258 COMMAND_HANDLER(nrf5_handle_info_command
)
1261 struct flash_bank
*bank
= NULL
;
1262 struct target
*target
= get_current_target(CMD_CTX
);
1264 res
= get_flash_bank_by_addr(target
, NRF5_FLASH_BASE
, true, &bank
);
1265 if (res
!= ERROR_OK
)
1268 assert(bank
!= NULL
);
1270 struct nrf5_info
*chip
;
1272 res
= nrf5_get_probed_chip_if_halted(bank
, &chip
);
1273 if (res
!= ERROR_OK
)
1277 const uint32_t address
;
1280 { .address
= NRF5_FICR_CODEPAGESIZE
},
1281 { .address
= NRF5_FICR_CODESIZE
},
1282 { .address
= NRF51_FICR_CLENR0
},
1283 { .address
= NRF51_FICR_PPFC
},
1284 { .address
= NRF51_FICR_NUMRAMBLOCK
},
1285 { .address
= NRF51_FICR_SIZERAMBLOCK0
},
1286 { .address
= NRF51_FICR_SIZERAMBLOCK1
},
1287 { .address
= NRF51_FICR_SIZERAMBLOCK2
},
1288 { .address
= NRF51_FICR_SIZERAMBLOCK3
},
1289 { .address
= NRF5_FICR_CONFIGID
},
1290 { .address
= NRF5_FICR_DEVICEID0
},
1291 { .address
= NRF5_FICR_DEVICEID1
},
1292 { .address
= NRF5_FICR_ER0
},
1293 { .address
= NRF5_FICR_ER1
},
1294 { .address
= NRF5_FICR_ER2
},
1295 { .address
= NRF5_FICR_ER3
},
1296 { .address
= NRF5_FICR_IR0
},
1297 { .address
= NRF5_FICR_IR1
},
1298 { .address
= NRF5_FICR_IR2
},
1299 { .address
= NRF5_FICR_IR3
},
1300 { .address
= NRF5_FICR_DEVICEADDRTYPE
},
1301 { .address
= NRF5_FICR_DEVICEADDR0
},
1302 { .address
= NRF5_FICR_DEVICEADDR1
},
1303 { .address
= NRF51_FICR_OVERRIDEN
},
1304 { .address
= NRF51_FICR_NRF_1MBIT0
},
1305 { .address
= NRF51_FICR_NRF_1MBIT1
},
1306 { .address
= NRF51_FICR_NRF_1MBIT2
},
1307 { .address
= NRF51_FICR_NRF_1MBIT3
},
1308 { .address
= NRF51_FICR_NRF_1MBIT4
},
1309 { .address
= NRF51_FICR_BLE_1MBIT0
},
1310 { .address
= NRF51_FICR_BLE_1MBIT1
},
1311 { .address
= NRF51_FICR_BLE_1MBIT2
},
1312 { .address
= NRF51_FICR_BLE_1MBIT3
},
1313 { .address
= NRF51_FICR_BLE_1MBIT4
},
1315 { .address
= NRF51_UICR_CLENR0
, },
1316 { .address
= NRF51_UICR_RBPCONF
},
1317 { .address
= NRF51_UICR_XTALFREQ
},
1318 { .address
= NRF51_UICR_FWID
},
1321 for (size_t i
= 0; i
< ARRAY_SIZE(ficr
); i
++) {
1322 res
= target_read_u32(chip
->target
, ficr
[i
].address
,
1324 if (res
!= ERROR_OK
) {
1325 LOG_ERROR("Couldn't read %" PRIx32
, ficr
[i
].address
);
1330 for (size_t i
= 0; i
< ARRAY_SIZE(uicr
); i
++) {
1331 res
= target_read_u32(chip
->target
, uicr
[i
].address
,
1333 if (res
!= ERROR_OK
) {
1334 LOG_ERROR("Couldn't read %" PRIx32
, uicr
[i
].address
);
1340 "\n[factory information control block]\n\n"
1341 "code page size: %"PRIu32
"B\n"
1342 "code memory size: %"PRIu32
"kB\n"
1343 "code region 0 size: %"PRIu32
"kB\n"
1344 "pre-programmed code: %s\n"
1345 "number of ram blocks: %"PRIu32
"\n"
1346 "ram block 0 size: %"PRIu32
"B\n"
1347 "ram block 1 size: %"PRIu32
"B\n"
1348 "ram block 2 size: %"PRIu32
"B\n"
1349 "ram block 3 size: %"PRIu32
"B\n"
1350 "config id: %" PRIx32
"\n"
1351 "device id: 0x%"PRIx32
"%08"PRIx32
"\n"
1352 "encryption root: 0x%08"PRIx32
"%08"PRIx32
"%08"PRIx32
"%08"PRIx32
"\n"
1353 "identity root: 0x%08"PRIx32
"%08"PRIx32
"%08"PRIx32
"%08"PRIx32
"\n"
1354 "device address type: 0x%"PRIx32
"\n"
1355 "device address: 0x%"PRIx32
"%08"PRIx32
"\n"
1356 "override enable: %"PRIx32
"\n"
1357 "NRF_1MBIT values: %"PRIx32
" %"PRIx32
" %"PRIx32
" %"PRIx32
" %"PRIx32
"\n"
1358 "BLE_1MBIT values: %"PRIx32
" %"PRIx32
" %"PRIx32
" %"PRIx32
" %"PRIx32
"\n"
1359 "\n[user information control block]\n\n"
1360 "code region 0 size: %"PRIu32
"kB\n"
1361 "read back protection configuration: %"PRIx32
"\n"
1362 "reset value for XTALFREQ: %"PRIx32
"\n"
1363 "firmware id: 0x%04"PRIx32
,
1365 (ficr
[1].value
* ficr
[0].value
) / 1024,
1366 (ficr
[2].value
== 0xFFFFFFFF) ? 0 : ficr
[2].value
/ 1024,
1367 ((ficr
[3].value
& 0xFF) == 0x00) ? "present" : "not present",
1370 (ficr
[6].value
== 0xFFFFFFFF) ? 0 : ficr
[6].value
,
1371 (ficr
[7].value
== 0xFFFFFFFF) ? 0 : ficr
[7].value
,
1372 (ficr
[8].value
== 0xFFFFFFFF) ? 0 : ficr
[8].value
,
1374 ficr
[10].value
, ficr
[11].value
,
1375 ficr
[12].value
, ficr
[13].value
, ficr
[14].value
, ficr
[15].value
,
1376 ficr
[16].value
, ficr
[17].value
, ficr
[18].value
, ficr
[19].value
,
1378 ficr
[21].value
, ficr
[22].value
,
1380 ficr
[24].value
, ficr
[25].value
, ficr
[26].value
, ficr
[27].value
, ficr
[28].value
,
1381 ficr
[29].value
, ficr
[30].value
, ficr
[31].value
, ficr
[32].value
, ficr
[33].value
,
1382 (uicr
[0].value
== 0xFFFFFFFF) ? 0 : uicr
[0].value
/ 1024,
1383 uicr
[1].value
& 0xFFFF,
1384 uicr
[2].value
& 0xFF,
1385 uicr
[3].value
& 0xFFFF);
1390 static const struct command_registration nrf5_exec_command_handlers
[] = {
1392 .name
= "mass_erase",
1393 .handler
= nrf5_handle_mass_erase_command
,
1394 .mode
= COMMAND_EXEC
,
1395 .help
= "Erase all flash contents of the chip.",
1400 .handler
= nrf5_handle_info_command
,
1401 .mode
= COMMAND_EXEC
,
1402 .help
= "Show FICR and UICR info.",
1405 COMMAND_REGISTRATION_DONE
1408 static const struct command_registration nrf5_command_handlers
[] = {
1411 .mode
= COMMAND_ANY
,
1412 .help
= "nrf5 flash command group",
1414 .chain
= nrf5_exec_command_handlers
,
1418 .mode
= COMMAND_ANY
,
1419 .help
= "nrf51 flash command group",
1421 .chain
= nrf5_exec_command_handlers
,
1423 COMMAND_REGISTRATION_DONE
1426 const struct flash_driver nrf5_flash
= {
1428 .commands
= nrf5_command_handlers
,
1429 .flash_bank_command
= nrf5_flash_bank_command
,
1431 .erase
= nrf5_erase
,
1432 .protect
= nrf5_protect
,
1433 .write
= nrf5_write
,
1434 .read
= default_flash_read
,
1435 .probe
= nrf5_probe
,
1436 .auto_probe
= nrf5_auto_probe
,
1437 .erase_check
= default_flash_blank_check
,
1438 .protect_check
= nrf5_protect_check
,
1439 .free_driver_priv
= nrf5_free_driver_priv
,
1442 /* We need to retain the flash-driver name as well as the commands
1443 * for backwards compatibility */
1444 const struct flash_driver nrf51_flash
= {
1446 .commands
= nrf5_command_handlers
,
1447 .flash_bank_command
= nrf5_flash_bank_command
,
1449 .erase
= nrf5_erase
,
1450 .protect
= nrf5_protect
,
1451 .write
= nrf5_write
,
1452 .read
= default_flash_read
,
1453 .probe
= nrf5_probe
,
1454 .auto_probe
= nrf5_auto_probe
,
1455 .erase_check
= default_flash_blank_check
,
1456 .protect_check
= nrf5_protect_check
,
1457 .free_driver_priv
= nrf5_free_driver_priv
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)