1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
19 ***************************************************************************/
25 #include <jtag/interface.h>
38 static uint8_t output_value
;
39 static int dev_mem_fd
;
40 static void *gpio_controller
;
41 static volatile uint8_t *gpio_data_register
;
42 static volatile uint8_t *gpio_data_direction_register
;
44 /* low level command set
46 static int ep93xx_read(void);
47 static void ep93xx_write(int tck
, int tms
, int tdi
);
48 static void ep93xx_reset(int trst
, int srst
);
50 static int ep93xx_init(void);
51 static int ep93xx_quit(void);
53 struct timespec ep93xx_zzzz
;
55 struct jtag_interface ep93xx_interface
= {
58 .supported
= DEBUG_CAP_TMS_SEQ
,
59 .execute_queue
= bitbang_execute_queue
,
65 static struct bitbang_interface ep93xx_bitbang
= {
67 .write
= ep93xx_write
,
68 .reset
= ep93xx_reset
,
72 static int ep93xx_read(void)
74 return !!(*gpio_data_register
& TDO_BIT
);
77 static void ep93xx_write(int tck
, int tms
, int tdi
)
80 output_value
|= TCK_BIT
;
82 output_value
&= ~TCK_BIT
;
85 output_value
|= TMS_BIT
;
87 output_value
&= ~TMS_BIT
;
90 output_value
|= TDI_BIT
;
92 output_value
&= ~TDI_BIT
;
94 *gpio_data_register
= output_value
;
95 nanosleep(&ep93xx_zzzz
, NULL
);
98 /* (1) assert or (0) deassert reset lines */
99 static void ep93xx_reset(int trst
, int srst
)
102 output_value
|= TRST_BIT
;
104 output_value
&= ~TRST_BIT
;
107 output_value
|= SRST_BIT
;
109 output_value
&= ~SRST_BIT
;
111 *gpio_data_register
= output_value
;
112 nanosleep(&ep93xx_zzzz
, NULL
);
115 static int set_gonk_mode(void)
120 syscon
= mmap(NULL
, 4096, PROT_READ
| PROT_WRITE
,
121 MAP_SHARED
, dev_mem_fd
, 0x80930000);
122 if (syscon
== MAP_FAILED
) {
124 return ERROR_JTAG_INIT_FAILED
;
127 devicecfg
= *((volatile int *)(syscon
+ 0x80));
128 *((volatile int *)(syscon
+ 0xc0)) = 0xaa;
129 *((volatile int *)(syscon
+ 0x80)) = devicecfg
| 0x08000000;
131 munmap(syscon
, 4096);
136 static int ep93xx_init(void)
140 bitbang_interface
= &ep93xx_bitbang
;
142 ep93xx_zzzz
.tv_sec
= 0;
143 ep93xx_zzzz
.tv_nsec
= 10000000;
145 dev_mem_fd
= open("/dev/mem", O_RDWR
| O_SYNC
);
146 if (dev_mem_fd
< 0) {
148 return ERROR_JTAG_INIT_FAILED
;
151 gpio_controller
= mmap(NULL
, 4096, PROT_READ
| PROT_WRITE
,
152 MAP_SHARED
, dev_mem_fd
, 0x80840000);
153 if (gpio_controller
== MAP_FAILED
) {
156 return ERROR_JTAG_INIT_FAILED
;
159 ret
= set_gonk_mode();
160 if (ret
!= ERROR_OK
) {
161 munmap(gpio_controller
, 4096);
167 /* Use GPIO port A. */
168 gpio_data_register
= gpio_controller
+ 0x00;
169 gpio_data_direction_register
= gpio_controller
+ 0x10;
172 /* Use GPIO port B. */
173 gpio_data_register
= gpio_controller
+ 0x04;
174 gpio_data_direction_register
= gpio_controller
+ 0x14;
176 /* Use GPIO port C. */
177 gpio_data_register
= gpio_controller
+ 0x08;
178 gpio_data_direction_register
= gpio_controller
+ 0x18;
180 /* Use GPIO port D. */
181 gpio_data_register
= gpio_controller
+ 0x0c;
182 gpio_data_direction_register
= gpio_controller
+ 0x1c;
185 /* Use GPIO port C. */
186 gpio_data_register
= gpio_controller
+ 0x08;
187 gpio_data_direction_register
= gpio_controller
+ 0x18;
189 LOG_INFO("gpio_data_register = %p", gpio_data_register
);
190 LOG_INFO("gpio_data_direction_reg = %p", gpio_data_direction_register
);
192 * Configure bit 0 (TDO) as an input, and bits 1-5 (TDI, TCK
193 * TMS, TRST, SRST) as outputs. Drive TDI and TCK low, and
194 * TMS/TRST/SRST high.
196 output_value
= TMS_BIT
| TRST_BIT
| SRST_BIT
| VCC_BIT
;
197 *gpio_data_register
= output_value
;
198 nanosleep(&ep93xx_zzzz
, NULL
);
201 * Configure the direction register. 1 = output, 0 = input.
203 *gpio_data_direction_register
=
204 TDI_BIT
| TCK_BIT
| TMS_BIT
| TRST_BIT
| SRST_BIT
| VCC_BIT
;
206 nanosleep(&ep93xx_zzzz
, NULL
);
210 static int ep93xx_quit(void)
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)