1 /***************************************************************************
2 * Copyright (C) 2008 digenius technology GmbH. *
5 * Copyright (C) 2008,2009 Oyvind Harboe oyvind.harboe@zylin.com *
7 * Copyright (C) 2008 Georg Acher <acher@in.tum.de> *
9 * This program is free software; you can redistribute it and/or modify *
10 * it under the terms of the GNU General Public License as published by *
11 * the Free Software Foundation; either version 2 of the License, or *
12 * (at your option) any later version. *
14 * This program is distributed in the hope that it will be useful, *
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
17 * GNU General Public License for more details. *
19 * You should have received a copy of the GNU General Public License *
20 * along with this program; if not, write to the *
21 * Free Software Foundation, Inc., *
22 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
23 ***************************************************************************/
31 #include "arm_simulator.h"
32 #include "target_type.h"
36 #define _DEBUG_INSTRUCTION_EXECUTION_
40 #define FNC_INFO LOG_DEBUG("-")
46 #define FNC_INFO_NOTIMPLEMENTED do { LOG_DEBUG("NOT IMPLEMENTED"); /*exit(-1);*/ } while (0)
48 #define FNC_INFO_NOTIMPLEMENTED
51 static int arm11_on_enter_debug_state(arm11_common_t
* arm11
);
53 bool arm11_config_memwrite_burst
= true;
54 bool arm11_config_memwrite_error_fatal
= true;
55 uint32_t arm11_vcr
= 0;
56 bool arm11_config_memrw_no_increment
= false;
57 bool arm11_config_step_irq_enable
= false;
58 bool arm11_config_hardware_step
= false;
60 #define ARM11_HANDLER(x) \
63 target_type_t arm11_target
=
68 ARM11_HANDLER(arch_state
),
70 ARM11_HANDLER(target_request_data
),
73 ARM11_HANDLER(resume
),
76 ARM11_HANDLER(assert_reset
),
77 ARM11_HANDLER(deassert_reset
),
78 ARM11_HANDLER(soft_reset_halt
),
80 ARM11_HANDLER(get_gdb_reg_list
),
82 ARM11_HANDLER(read_memory
),
83 ARM11_HANDLER(write_memory
),
85 ARM11_HANDLER(bulk_write_memory
),
87 ARM11_HANDLER(checksum_memory
),
89 ARM11_HANDLER(add_breakpoint
),
90 ARM11_HANDLER(remove_breakpoint
),
91 ARM11_HANDLER(add_watchpoint
),
92 ARM11_HANDLER(remove_watchpoint
),
94 ARM11_HANDLER(run_algorithm
),
96 ARM11_HANDLER(register_commands
),
97 ARM11_HANDLER(target_create
),
98 ARM11_HANDLER(init_target
),
99 ARM11_HANDLER(examine
),
103 int arm11_regs_arch_type
= -1;
121 ARM11_REGISTER_SPSR_FIQ
,
122 ARM11_REGISTER_SPSR_SVC
,
123 ARM11_REGISTER_SPSR_ABT
,
124 ARM11_REGISTER_SPSR_IRQ
,
125 ARM11_REGISTER_SPSR_UND
,
126 ARM11_REGISTER_SPSR_MON
,
135 typedef struct arm11_reg_defs_s
140 enum arm11_regtype type
;
143 /* update arm11_regcache_ids when changing this */
144 static const arm11_reg_defs_t arm11_reg_defs
[] =
146 {"r0", 0, 0, ARM11_REGISTER_CORE
},
147 {"r1", 1, 1, ARM11_REGISTER_CORE
},
148 {"r2", 2, 2, ARM11_REGISTER_CORE
},
149 {"r3", 3, 3, ARM11_REGISTER_CORE
},
150 {"r4", 4, 4, ARM11_REGISTER_CORE
},
151 {"r5", 5, 5, ARM11_REGISTER_CORE
},
152 {"r6", 6, 6, ARM11_REGISTER_CORE
},
153 {"r7", 7, 7, ARM11_REGISTER_CORE
},
154 {"r8", 8, 8, ARM11_REGISTER_CORE
},
155 {"r9", 9, 9, ARM11_REGISTER_CORE
},
156 {"r10", 10, 10, ARM11_REGISTER_CORE
},
157 {"r11", 11, 11, ARM11_REGISTER_CORE
},
158 {"r12", 12, 12, ARM11_REGISTER_CORE
},
159 {"sp", 13, 13, ARM11_REGISTER_CORE
},
160 {"lr", 14, 14, ARM11_REGISTER_CORE
},
161 {"pc", 15, 15, ARM11_REGISTER_CORE
},
163 #if ARM11_REGCACHE_FREGS
164 {"f0", 0, 16, ARM11_REGISTER_FX
},
165 {"f1", 1, 17, ARM11_REGISTER_FX
},
166 {"f2", 2, 18, ARM11_REGISTER_FX
},
167 {"f3", 3, 19, ARM11_REGISTER_FX
},
168 {"f4", 4, 20, ARM11_REGISTER_FX
},
169 {"f5", 5, 21, ARM11_REGISTER_FX
},
170 {"f6", 6, 22, ARM11_REGISTER_FX
},
171 {"f7", 7, 23, ARM11_REGISTER_FX
},
172 {"fps", 0, 24, ARM11_REGISTER_FPS
},
175 {"cpsr", 0, 25, ARM11_REGISTER_CPSR
},
177 #if ARM11_REGCACHE_MODEREGS
178 {"r8_fiq", 8, -1, ARM11_REGISTER_FIQ
},
179 {"r9_fiq", 9, -1, ARM11_REGISTER_FIQ
},
180 {"r10_fiq", 10, -1, ARM11_REGISTER_FIQ
},
181 {"r11_fiq", 11, -1, ARM11_REGISTER_FIQ
},
182 {"r12_fiq", 12, -1, ARM11_REGISTER_FIQ
},
183 {"r13_fiq", 13, -1, ARM11_REGISTER_FIQ
},
184 {"r14_fiq", 14, -1, ARM11_REGISTER_FIQ
},
185 {"spsr_fiq", 0, -1, ARM11_REGISTER_SPSR_FIQ
},
187 {"r13_svc", 13, -1, ARM11_REGISTER_SVC
},
188 {"r14_svc", 14, -1, ARM11_REGISTER_SVC
},
189 {"spsr_svc", 0, -1, ARM11_REGISTER_SPSR_SVC
},
191 {"r13_abt", 13, -1, ARM11_REGISTER_ABT
},
192 {"r14_abt", 14, -1, ARM11_REGISTER_ABT
},
193 {"spsr_abt", 0, -1, ARM11_REGISTER_SPSR_ABT
},
195 {"r13_irq", 13, -1, ARM11_REGISTER_IRQ
},
196 {"r14_irq", 14, -1, ARM11_REGISTER_IRQ
},
197 {"spsr_irq", 0, -1, ARM11_REGISTER_SPSR_IRQ
},
199 {"r13_und", 13, -1, ARM11_REGISTER_UND
},
200 {"r14_und", 14, -1, ARM11_REGISTER_UND
},
201 {"spsr_und", 0, -1, ARM11_REGISTER_SPSR_UND
},
204 {"r13_mon", 13, -1, ARM11_REGISTER_MON
},
205 {"r14_mon", 14, -1, ARM11_REGISTER_MON
},
206 {"spsr_mon", 0, -1, ARM11_REGISTER_SPSR_MON
},
209 /* Debug Registers */
210 {"dscr", 0, -1, ARM11_REGISTER_DSCR
},
211 {"wdtr", 0, -1, ARM11_REGISTER_WDTR
},
212 {"rdtr", 0, -1, ARM11_REGISTER_RDTR
},
215 enum arm11_regcache_ids
218 ARM11_RC_RX
= ARM11_RC_R0
,
233 ARM11_RC_SP
= ARM11_RC_R13
,
235 ARM11_RC_LR
= ARM11_RC_R14
,
237 ARM11_RC_PC
= ARM11_RC_R15
,
239 #if ARM11_REGCACHE_FREGS
241 ARM11_RC_FX
= ARM11_RC_F0
,
254 #if ARM11_REGCACHE_MODEREGS
292 #define ARM11_GDB_REGISTER_COUNT 26
294 uint8_t arm11_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
296 reg_t arm11_gdb_dummy_fp_reg
=
298 "GDB dummy floating-point register", arm11_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
301 uint8_t arm11_gdb_dummy_fps_value
[] = {0, 0, 0, 0};
303 reg_t arm11_gdb_dummy_fps_reg
=
305 "GDB dummy floating-point status register", arm11_gdb_dummy_fps_value
, 0, 1, 32, NULL
, 0, NULL
, 0
310 /** Check and if necessary take control of the system
312 * \param arm11 Target state variable.
313 * \param dscr If the current DSCR content is
314 * available a pointer to a word holding the
315 * DSCR can be passed. Otherwise use NULL.
317 int arm11_check_init(arm11_common_t
* arm11
, uint32_t * dscr
)
321 uint32_t dscr_local_tmp_copy
;
325 dscr
= &dscr_local_tmp_copy
;
327 CHECK_RETVAL(arm11_read_DSCR(arm11
, dscr
));
330 if (!(*dscr
& ARM11_DSCR_MODE_SELECT
))
332 LOG_DEBUG("Bringing target into debug mode");
334 *dscr
|= ARM11_DSCR_MODE_SELECT
; /* Halt debug-mode */
335 arm11_write_DSCR(arm11
, *dscr
);
337 /* add further reset initialization here */
339 arm11
->simulate_reset_on_next_halt
= true;
341 if (*dscr
& ARM11_DSCR_CORE_HALTED
)
343 /** \todo TODO: this needs further scrutiny because
344 * arm11_on_enter_debug_state() never gets properly called.
345 * As a result we don't read the actual register states from
349 arm11
->target
->state
= TARGET_HALTED
;
350 arm11
->target
->debug_reason
= arm11_get_DSCR_debug_reason(*dscr
);
354 arm11
->target
->state
= TARGET_RUNNING
;
355 arm11
->target
->debug_reason
= DBG_REASON_NOTHALTED
;
358 arm11_sc7_clear_vbw(arm11
);
367 (arm11->reg_values[ARM11_RC_##x])
369 /** Save processor state.
371 * This is called when the HALT instruction has succeeded
372 * or on other occasions that stop the processor.
375 static int arm11_on_enter_debug_state(arm11_common_t
* arm11
)
380 for (size_t i
= 0; i
< asizeof(arm11
->reg_values
); i
++)
382 arm11
->reg_list
[i
].valid
= 1;
383 arm11
->reg_list
[i
].dirty
= 0;
387 CHECK_RETVAL(arm11_read_DSCR(arm11
, &R(DSCR
)));
391 if (R(DSCR
) & ARM11_DSCR_WDTR_FULL
)
393 arm11_add_debug_SCAN_N(arm11
, 0x05, ARM11_TAP_DEFAULT
);
395 arm11_add_IR(arm11
, ARM11_INTEST
, ARM11_TAP_DEFAULT
);
397 scan_field_t chain5_fields
[3];
399 arm11_setup_field(arm11
, 32, NULL
, &R(WDTR
), chain5_fields
+ 0);
400 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 1);
401 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 2);
403 arm11_add_dr_scan_vc(asizeof(chain5_fields
), chain5_fields
, TAP_DRPAUSE
);
407 arm11
->reg_list
[ARM11_RC_WDTR
].valid
= 0;
411 /* DSCR: set ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE */
412 /* ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode", but not to issue ITRs
413 ARM1136 seems to require this to issue ITR's as well */
415 uint32_t new_dscr
= R(DSCR
) | ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE
;
417 /* this executes JTAG queue: */
419 arm11_write_DSCR(arm11
, new_dscr
);
423 Before executing any instruction in debug state you have to drain the write buffer.
424 This ensures that no imprecise Data Aborts can return at a later point:*/
426 /** \todo TODO: Test drain write buffer. */
431 /* MRC p14,0,R0,c5,c10,0 */
432 // arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);
434 /* mcr 15, 0, r0, cr7, cr10, {4} */
435 arm11_run_instr_no_data1(arm11
, 0xee070f9a);
437 uint32_t dscr
= arm11_read_DSCR(arm11
);
439 LOG_DEBUG("DRAIN, DSCR %08x", dscr
);
441 if (dscr
& ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT
)
443 arm11_run_instr_no_data1(arm11
, 0xe320f000);
445 dscr
= arm11_read_DSCR(arm11
);
447 LOG_DEBUG("DRAIN, DSCR %08x (DONE)", dscr
);
454 arm11_run_instr_data_prepare(arm11
);
458 /** \todo TODO: handle other mode registers */
460 for (size_t i
= 0; i
< 15; i
++)
462 /* MCR p14,0,R?,c0,c5,0 */
463 retval
= arm11_run_instr_data_from_core(arm11
, 0xEE000E15 | (i
<< 12), &R(RX
+ i
), 1);
464 if (retval
!= ERROR_OK
)
470 /* check rDTRfull in DSCR */
472 if (R(DSCR
) & ARM11_DSCR_RDTR_FULL
)
474 /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */
475 arm11_run_instr_data_from_core_via_r0(arm11
, 0xEE100E15, &R(RDTR
));
479 arm11
->reg_list
[ARM11_RC_RDTR
].valid
= 0;
484 /* MRS r0,CPSR (move CPSR -> r0 (-> wDTR -> local var)) */
485 arm11_run_instr_data_from_core_via_r0(arm11
, 0xE10F0000, &R(CPSR
));
489 /* MOV R0,PC (move PC -> r0 (-> wDTR -> local var)) */
490 retval
= arm11_run_instr_data_from_core_via_r0(arm11
, 0xE1A0000F, &R(PC
));
491 if (retval
!= ERROR_OK
)
494 /* adjust PC depending on ARM state */
496 if (R(CPSR
) & ARM11_CPSR_J
) /* Java state */
498 arm11
->reg_values
[ARM11_RC_PC
] -= 0;
500 else if (R(CPSR
) & ARM11_CPSR_T
) /* Thumb state */
502 arm11
->reg_values
[ARM11_RC_PC
] -= 4;
506 arm11
->reg_values
[ARM11_RC_PC
] -= 8;
509 if (arm11
->simulate_reset_on_next_halt
)
511 arm11
->simulate_reset_on_next_halt
= false;
513 LOG_DEBUG("Reset c1 Control Register");
515 /* Write 0 (reset value) to Control register 0 to disable MMU/Cache etc. */
517 /* MCR p15,0,R0,c1,c0,0 */
518 arm11_run_instr_data_to_core_via_r0(arm11
, 0xee010f10, 0);
522 arm11_run_instr_data_finish(arm11
);
524 arm11_dump_reg_changes(arm11
);
529 void arm11_dump_reg_changes(arm11_common_t
* arm11
)
532 if (!(debug_level
>= LOG_LVL_DEBUG
))
537 for (size_t i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
539 if (!arm11
->reg_list
[i
].valid
)
541 if (arm11
->reg_history
[i
].valid
)
542 LOG_DEBUG("%8s INVALID (%08" PRIx32
")", arm11_reg_defs
[i
].name
, arm11
->reg_history
[i
].value
);
546 if (arm11
->reg_history
[i
].valid
)
548 if (arm11
->reg_history
[i
].value
!= arm11
->reg_values
[i
])
549 LOG_DEBUG("%8s %08" PRIx32
" (%08" PRIx32
")", arm11_reg_defs
[i
].name
, arm11
->reg_values
[i
], arm11
->reg_history
[i
].value
);
553 LOG_DEBUG("%8s %08" PRIx32
" (INVALID)", arm11_reg_defs
[i
].name
, arm11
->reg_values
[i
]);
559 /** Restore processor state
561 * This is called in preparation for the RESTART function.
564 int arm11_leave_debug_state(arm11_common_t
* arm11
)
568 arm11_run_instr_data_prepare(arm11
);
570 /** \todo TODO: handle other mode registers */
572 /* restore R1 - R14 */
574 for (size_t i
= 1; i
< 15; i
++)
576 if (!arm11
->reg_list
[ARM11_RC_RX
+ i
].dirty
)
579 /* MRC p14,0,r?,c0,c5,0 */
580 arm11_run_instr_data_to_core1(arm11
, 0xee100e15 | (i
<< 12), R(RX
+ i
));
582 // LOG_DEBUG("RESTORE R" ZU " %08x", i, R(RX + i));
585 arm11_run_instr_data_finish(arm11
);
587 /* spec says clear wDTR and rDTR; we assume they are clear as
588 otherwise our programming would be sloppy */
592 CHECK_RETVAL(arm11_read_DSCR(arm11
, &DSCR
));
594 if (DSCR
& (ARM11_DSCR_RDTR_FULL
| ARM11_DSCR_WDTR_FULL
))
596 LOG_ERROR("wDTR/rDTR inconsistent (DSCR %08" PRIx32
")", DSCR
);
600 arm11_run_instr_data_prepare(arm11
);
602 /* restore original wDTR */
604 if ((R(DSCR
) & ARM11_DSCR_WDTR_FULL
) || arm11
->reg_list
[ARM11_RC_WDTR
].dirty
)
606 /* MCR p14,0,R0,c0,c5,0 */
607 arm11_run_instr_data_to_core_via_r0(arm11
, 0xee000e15, R(WDTR
));
613 arm11_run_instr_data_to_core_via_r0(arm11
, 0xe129f000, R(CPSR
));
618 arm11_run_instr_data_to_core_via_r0(arm11
, 0xe1a0f000, R(PC
));
622 /* MRC p14,0,r0,c0,c5,0 */
623 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, R(R0
));
625 arm11_run_instr_data_finish(arm11
);
629 arm11_write_DSCR(arm11
, R(DSCR
));
633 if (R(DSCR
) & ARM11_DSCR_RDTR_FULL
|| arm11
->reg_list
[ARM11_RC_RDTR
].dirty
)
635 arm11_add_debug_SCAN_N(arm11
, 0x05, ARM11_TAP_DEFAULT
);
637 arm11_add_IR(arm11
, ARM11_EXTEST
, ARM11_TAP_DEFAULT
);
639 scan_field_t chain5_fields
[3];
641 uint8_t Ready
= 0; /* ignored */
642 uint8_t Valid
= 0; /* ignored */
644 arm11_setup_field(arm11
, 32, &R(RDTR
), NULL
, chain5_fields
+ 0);
645 arm11_setup_field(arm11
, 1, &Ready
, NULL
, chain5_fields
+ 1);
646 arm11_setup_field(arm11
, 1, &Valid
, NULL
, chain5_fields
+ 2);
648 arm11_add_dr_scan_vc(asizeof(chain5_fields
), chain5_fields
, TAP_DRPAUSE
);
651 arm11_record_register_history(arm11
);
656 void arm11_record_register_history(arm11_common_t
* arm11
)
658 for (size_t i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
660 arm11
->reg_history
[i
].value
= arm11
->reg_values
[i
];
661 arm11
->reg_history
[i
].valid
= arm11
->reg_list
[i
].valid
;
663 arm11
->reg_list
[i
].valid
= 0;
664 arm11
->reg_list
[i
].dirty
= 0;
669 /* poll current target status */
670 int arm11_poll(struct target_s
*target
)
675 arm11_common_t
* arm11
= target
->arch_info
;
677 if (arm11
->trst_active
)
682 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
684 LOG_DEBUG("DSCR %08" PRIx32
"", dscr
);
686 CHECK_RETVAL(arm11_check_init(arm11
, &dscr
));
688 if (dscr
& ARM11_DSCR_CORE_HALTED
)
690 if (target
->state
!= TARGET_HALTED
)
692 enum target_state old_state
= target
->state
;
694 LOG_DEBUG("enter TARGET_HALTED");
695 target
->state
= TARGET_HALTED
;
696 target
->debug_reason
= arm11_get_DSCR_debug_reason(dscr
);
697 retval
= arm11_on_enter_debug_state(arm11
);
698 if (retval
!= ERROR_OK
)
701 target_call_event_callbacks(target
,
702 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
);
707 if (target
->state
!= TARGET_RUNNING
&& target
->state
!= TARGET_DEBUG_RUNNING
)
709 LOG_DEBUG("enter TARGET_RUNNING");
710 target
->state
= TARGET_RUNNING
;
711 target
->debug_reason
= DBG_REASON_NOTHALTED
;
717 /* architecture specific status reply */
718 int arm11_arch_state(struct target_s
*target
)
720 arm11_common_t
* arm11
= target
->arch_info
;
722 LOG_USER("target halted due to %s\ncpsr: 0x%8.8" PRIx32
" pc: 0x%8.8" PRIx32
"",
723 Jim_Nvp_value2name_simple(nvp_target_debug_reason
, target
->debug_reason
)->name
,
730 /* target request support */
731 int arm11_target_request_data(struct target_s
*target
, uint32_t size
, uint8_t *buffer
)
733 FNC_INFO_NOTIMPLEMENTED
;
738 /* target execution control */
739 int arm11_halt(struct target_s
*target
)
743 arm11_common_t
* arm11
= target
->arch_info
;
745 LOG_DEBUG("target->state: %s",
746 target_state_name(target
));
748 if (target
->state
== TARGET_UNKNOWN
)
750 arm11
->simulate_reset_on_next_halt
= true;
753 if (target
->state
== TARGET_HALTED
)
755 LOG_DEBUG("target was already halted");
759 if (arm11
->trst_active
)
761 arm11
->halt_requested
= true;
765 arm11_add_IR(arm11
, ARM11_HALT
, TAP_IDLE
);
767 CHECK_RETVAL(jtag_execute_queue());
774 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
776 if (dscr
& ARM11_DSCR_CORE_HALTED
)
787 if ((timeval_ms()-then
) > 1000)
789 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
796 arm11_on_enter_debug_state(arm11
);
798 enum target_state old_state
= target
->state
;
800 target
->state
= TARGET_HALTED
;
801 target
->debug_reason
= arm11_get_DSCR_debug_reason(dscr
);
804 target_call_event_callbacks(target
,
805 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
));
810 int arm11_resume(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
, int debug_execution
)
814 // LOG_DEBUG("current %d address %08x handle_breakpoints %d debug_execution %d",
815 // current, address, handle_breakpoints, debug_execution);
817 arm11_common_t
* arm11
= target
->arch_info
;
819 LOG_DEBUG("target->state: %s",
820 target_state_name(target
));
823 if (target
->state
!= TARGET_HALTED
)
825 LOG_ERROR("Target not halted");
826 return ERROR_TARGET_NOT_HALTED
;
832 LOG_DEBUG("RESUME PC %08" PRIx32
"%s", R(PC
), !current
? "!" : "");
834 /* clear breakpoints/watchpoints and VCR*/
835 arm11_sc7_clear_vbw(arm11
);
837 /* Set up breakpoints */
838 if (!debug_execution
)
840 /* check if one matches PC and step over it if necessary */
844 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
846 if (bp
->address
== R(PC
))
848 LOG_DEBUG("must step over %08" PRIx32
"", bp
->address
);
849 arm11_step(target
, 1, 0, 0);
854 /* set all breakpoints */
858 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
860 arm11_sc7_action_t brp
[2];
863 brp
[0].address
= ARM11_SC7_BVR0
+ brp_num
;
864 brp
[0].value
= bp
->address
;
866 brp
[1].address
= ARM11_SC7_BCR0
+ brp_num
;
867 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
869 arm11_sc7_run(arm11
, brp
, asizeof(brp
));
871 LOG_DEBUG("Add BP " ZU
" at %08" PRIx32
"", brp_num
, bp
->address
);
876 arm11_sc7_set_vcr(arm11
, arm11_vcr
);
879 arm11_leave_debug_state(arm11
);
881 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_IDLE
);
883 CHECK_RETVAL(jtag_execute_queue());
890 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
892 LOG_DEBUG("DSCR %08" PRIx32
"", dscr
);
894 if (dscr
& ARM11_DSCR_CORE_RESTARTED
)
905 if ((timeval_ms()-then
) > 1000)
907 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
914 if (!debug_execution
)
916 target
->state
= TARGET_RUNNING
;
917 target
->debug_reason
= DBG_REASON_NOTHALTED
;
919 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
));
923 target
->state
= TARGET_DEBUG_RUNNING
;
924 target
->debug_reason
= DBG_REASON_NOTHALTED
;
926 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
));
933 static int armv4_5_to_arm11(int reg
)
940 return ARM11_RC_CPSR
;
942 /* FIX!!! handle thumb better! */
943 return ARM11_RC_CPSR
;
945 LOG_ERROR("BUG: register translation from armv4_5 to arm11 not supported %d", reg
);
951 static uint32_t arm11_sim_get_reg(struct arm_sim_interface
*sim
, int reg
)
953 arm11_common_t
* arm11
= (arm11_common_t
*)sim
->user_data
;
955 reg
=armv4_5_to_arm11(reg
);
957 return buf_get_u32(arm11
->reg_list
[reg
].value
, 0, 32);
960 static void arm11_sim_set_reg(struct arm_sim_interface
*sim
, int reg
, uint32_t value
)
962 arm11_common_t
* arm11
= (arm11_common_t
*)sim
->user_data
;
964 reg
=armv4_5_to_arm11(reg
);
966 buf_set_u32(arm11
->reg_list
[reg
].value
, 0, 32, value
);
969 static uint32_t arm11_sim_get_cpsr(struct arm_sim_interface
*sim
, int pos
, int bits
)
971 arm11_common_t
* arm11
= (arm11_common_t
*)sim
->user_data
;
973 return buf_get_u32(arm11
->reg_list
[ARM11_RC_CPSR
].value
, pos
, bits
);
976 static enum armv4_5_state
arm11_sim_get_state(struct arm_sim_interface
*sim
)
978 // arm11_common_t * arm11 = (arm11_common_t *)sim->user_data;
980 /* FIX!!!! we should implement thumb for arm11 */
981 return ARMV4_5_STATE_ARM
;
984 static void arm11_sim_set_state(struct arm_sim_interface
*sim
, enum armv4_5_state mode
)
986 // arm11_common_t * arm11 = (arm11_common_t *)sim->user_data;
988 /* FIX!!!! we should implement thumb for arm11 */
989 LOG_ERROR("Not implemetned!");
993 static enum armv4_5_mode
arm11_sim_get_mode(struct arm_sim_interface
*sim
)
995 //arm11_common_t * arm11 = (arm11_common_t *)sim->user_data;
997 /* FIX!!!! we should implement something that returns the current mode here!!! */
998 return ARMV4_5_MODE_USR
;
1001 static int arm11_simulate_step(target_t
*target
, uint32_t *dry_run_pc
)
1003 struct arm_sim_interface sim
;
1005 sim
.user_data
=target
->arch_info
;
1006 sim
.get_reg
=&arm11_sim_get_reg
;
1007 sim
.set_reg
=&arm11_sim_set_reg
;
1008 sim
.get_reg_mode
=&arm11_sim_get_reg
;
1009 sim
.set_reg_mode
=&arm11_sim_set_reg
;
1010 sim
.get_cpsr
=&arm11_sim_get_cpsr
;
1011 sim
.get_mode
=&arm11_sim_get_mode
;
1012 sim
.get_state
=&arm11_sim_get_state
;
1013 sim
.set_state
=&arm11_sim_set_state
;
1015 return arm_simulate_step_core(target
, dry_run_pc
, &sim
);
1019 int arm11_step(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
)
1023 LOG_DEBUG("target->state: %s",
1024 target_state_name(target
));
1026 if (target
->state
!= TARGET_HALTED
)
1028 LOG_WARNING("target was not halted");
1029 return ERROR_TARGET_NOT_HALTED
;
1032 arm11_common_t
* arm11
= target
->arch_info
;
1037 LOG_DEBUG("STEP PC %08" PRIx32
"%s", R(PC
), !current
? "!" : "");
1040 /** \todo TODO: Thumb not supported here */
1042 uint32_t next_instruction
;
1044 CHECK_RETVAL(arm11_read_memory_word(arm11
, R(PC
), &next_instruction
));
1046 /* skip over BKPT */
1047 if ((next_instruction
& 0xFFF00070) == 0xe1200070)
1050 arm11
->reg_list
[ARM11_RC_PC
].valid
= 1;
1051 arm11
->reg_list
[ARM11_RC_PC
].dirty
= 0;
1052 LOG_DEBUG("Skipping BKPT");
1054 /* skip over Wait for interrupt / Standby */
1055 /* mcr 15, 0, r?, cr7, cr0, {4} */
1056 else if ((next_instruction
& 0xFFFF0FFF) == 0xee070f90)
1059 arm11
->reg_list
[ARM11_RC_PC
].valid
= 1;
1060 arm11
->reg_list
[ARM11_RC_PC
].dirty
= 0;
1061 LOG_DEBUG("Skipping WFI");
1063 /* ignore B to self */
1064 else if ((next_instruction
& 0xFEFFFFFF) == 0xeafffffe)
1066 LOG_DEBUG("Not stepping jump to self");
1070 /** \todo TODO: check if break-/watchpoints make any sense at all in combination
1073 /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively
1074 * the VCR might be something worth looking into. */
1077 /* Set up breakpoint for stepping */
1079 arm11_sc7_action_t brp
[2];
1082 brp
[0].address
= ARM11_SC7_BVR0
;
1084 brp
[1].address
= ARM11_SC7_BCR0
;
1086 if (arm11_config_hardware_step
)
1088 /* hardware single stepping be used if possible or is it better to
1089 * always use the same code path? Hardware single stepping is not supported
1092 brp
[0].value
= R(PC
);
1093 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (2 << 21);
1096 /* sets a breakpoint on the next PC(calculated by simulation),
1100 retval
= arm11_simulate_step(target
, &next_pc
);
1101 if (retval
!= ERROR_OK
)
1104 brp
[0].value
= next_pc
;
1105 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
1108 CHECK_RETVAL(arm11_sc7_run(arm11
, brp
, asizeof(brp
)));
1113 if (arm11_config_step_irq_enable
)
1114 R(DSCR
) &= ~ARM11_DSCR_INTERRUPTS_DISABLE
; /* should be redundant */
1116 R(DSCR
) |= ARM11_DSCR_INTERRUPTS_DISABLE
;
1119 CHECK_RETVAL(arm11_leave_debug_state(arm11
));
1121 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_IDLE
);
1123 CHECK_RETVAL(jtag_execute_queue());
1131 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
1133 LOG_DEBUG("DSCR %08" PRIx32
"e", dscr
);
1135 if ((dscr
& (ARM11_DSCR_CORE_RESTARTED
| ARM11_DSCR_CORE_HALTED
)) ==
1136 (ARM11_DSCR_CORE_RESTARTED
| ARM11_DSCR_CORE_HALTED
))
1142 then
= timeval_ms();
1146 if ((timeval_ms()-then
) > 1000)
1148 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
1155 /* clear breakpoint */
1156 arm11_sc7_clear_vbw(arm11
);
1159 CHECK_RETVAL(arm11_on_enter_debug_state(arm11
));
1161 /* restore default state */
1162 R(DSCR
) &= ~ARM11_DSCR_INTERRUPTS_DISABLE
;
1166 // target->state = TARGET_HALTED;
1167 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
1169 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_HALTED
));
1174 /* target reset control */
1175 int arm11_assert_reset(struct target_s
*target
)
1180 /* assert reset lines */
1181 /* resets only the DBGTAP, not the ARM */
1183 jtag_add_reset(1, 0);
1184 jtag_add_sleep(5000);
1186 arm11_common_t
* arm11
= target
->arch_info
;
1187 arm11
->trst_active
= true;
1190 if (target
->reset_halt
)
1192 CHECK_RETVAL(target_halt(target
));
1198 int arm11_deassert_reset(struct target_s
*target
)
1203 LOG_DEBUG("target->state: %s",
1204 target_state_name(target
));
1207 /* deassert reset lines */
1208 jtag_add_reset(0, 0);
1210 arm11_common_t
* arm11
= target
->arch_info
;
1211 arm11
->trst_active
= false;
1213 if (arm11
->halt_requested
)
1214 return arm11_halt(target
);
1220 int arm11_soft_reset_halt(struct target_s
*target
)
1222 FNC_INFO_NOTIMPLEMENTED
;
1227 /* target register access for gdb */
1228 int arm11_get_gdb_reg_list(struct target_s
*target
, struct reg_s
**reg_list
[], int *reg_list_size
)
1232 arm11_common_t
* arm11
= target
->arch_info
;
1234 *reg_list_size
= ARM11_GDB_REGISTER_COUNT
;
1235 *reg_list
= malloc(sizeof(reg_t
*) * ARM11_GDB_REGISTER_COUNT
);
1237 for (size_t i
= 16; i
< 24; i
++)
1239 (*reg_list
)[i
] = &arm11_gdb_dummy_fp_reg
;
1242 (*reg_list
)[24] = &arm11_gdb_dummy_fps_reg
;
1244 for (size_t i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
1246 if (arm11_reg_defs
[i
].gdb_num
== -1)
1249 (*reg_list
)[arm11_reg_defs
[i
].gdb_num
] = arm11
->reg_list
+ i
;
1255 /* target memory access
1256 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
1257 * count: number of items of <size>
1259 int arm11_read_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
1261 /** \todo TODO: check if buffer cast to uint32_t* and uint16_t* might cause alignment problems */
1265 if (target
->state
!= TARGET_HALTED
)
1267 LOG_WARNING("target was not halted");
1268 return ERROR_TARGET_NOT_HALTED
;
1271 LOG_DEBUG("ADDR %08" PRIx32
" SIZE %08" PRIx32
" COUNT %08" PRIx32
"", address
, size
, count
);
1273 arm11_common_t
* arm11
= target
->arch_info
;
1275 arm11_run_instr_data_prepare(arm11
);
1277 /* MRC p14,0,r0,c0,c5,0 */
1278 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
1283 /** \todo TODO: check if dirty is the right choice to force a rewrite on arm11_resume() */
1284 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1286 for (size_t i
= 0; i
< count
; i
++)
1288 /* ldrb r1, [r0], #1 */
1290 arm11_run_instr_no_data1(arm11
,
1291 !arm11_config_memrw_no_increment
? 0xe4d01001 : 0xe5d01000);
1294 /* MCR p14,0,R1,c0,c5,0 */
1295 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
1304 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1306 for (size_t i
= 0; i
< count
; i
++)
1308 /* ldrh r1, [r0], #2 */
1309 arm11_run_instr_no_data1(arm11
,
1310 !arm11_config_memrw_no_increment
? 0xe0d010b2 : 0xe1d010b0);
1314 /* MCR p14,0,R1,c0,c5,0 */
1315 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
1317 uint16_t svalue
= res
;
1318 memcpy(buffer
+ i
* sizeof(uint16_t), &svalue
, sizeof(uint16_t));
1326 uint32_t instr
= !arm11_config_memrw_no_increment
? 0xecb05e01 : 0xed905e00;
1327 /** \todo TODO: buffer cast to uint32_t* causes alignment warnings */
1328 uint32_t *words
= (uint32_t *)buffer
;
1330 /* LDC p14,c5,[R0],#4 */
1331 /* LDC p14,c5,[R0] */
1332 arm11_run_instr_data_from_core(arm11
, instr
, words
, count
);
1337 arm11_run_instr_data_finish(arm11
);
1342 int arm11_write_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
1346 if (target
->state
!= TARGET_HALTED
)
1348 LOG_WARNING("target was not halted");
1349 return ERROR_TARGET_NOT_HALTED
;
1352 LOG_DEBUG("ADDR %08" PRIx32
" SIZE %08" PRIx32
" COUNT %08" PRIx32
"", address
, size
, count
);
1354 arm11_common_t
* arm11
= target
->arch_info
;
1356 arm11_run_instr_data_prepare(arm11
);
1358 /* MRC p14,0,r0,c0,c5,0 */
1359 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
1365 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1367 for (size_t i
= 0; i
< count
; i
++)
1369 /* MRC p14,0,r1,c0,c5,0 */
1370 arm11_run_instr_data_to_core1(arm11
, 0xee101e15, *buffer
++);
1372 /* strb r1, [r0], #1 */
1374 arm11_run_instr_no_data1(arm11
,
1375 !arm11_config_memrw_no_increment
? 0xe4c01001 : 0xe5c01000);
1383 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1385 for (size_t i
= 0; i
< count
; i
++)
1388 memcpy(&value
, buffer
+ i
* sizeof(uint16_t), sizeof(uint16_t));
1390 /* MRC p14,0,r1,c0,c5,0 */
1391 arm11_run_instr_data_to_core1(arm11
, 0xee101e15, value
);
1393 /* strh r1, [r0], #2 */
1395 arm11_run_instr_no_data1(arm11
,
1396 !arm11_config_memrw_no_increment
? 0xe0c010b2 : 0xe1c010b0);
1403 uint32_t instr
= !arm11_config_memrw_no_increment
? 0xeca05e01 : 0xed805e00;
1405 /** \todo TODO: buffer cast to uint32_t* causes alignment warnings */
1406 uint32_t *words
= (uint32_t*)buffer
;
1408 if (!arm11_config_memwrite_burst
)
1410 /* STC p14,c5,[R0],#4 */
1411 /* STC p14,c5,[R0]*/
1412 arm11_run_instr_data_to_core(arm11
, instr
, words
, count
);
1416 /* STC p14,c5,[R0],#4 */
1417 /* STC p14,c5,[R0]*/
1418 arm11_run_instr_data_to_core_noack(arm11
, instr
, words
, count
);
1426 /* r0 verification */
1427 if (!arm11_config_memrw_no_increment
)
1431 /* MCR p14,0,R0,c0,c5,0 */
1432 arm11_run_instr_data_from_core(arm11
, 0xEE000E15, &r0
, 1);
1434 if (address
+ size
* count
!= r0
)
1436 LOG_ERROR("Data transfer failed. Expected end address 0x%08x, got 0x%08x",
1437 address
+ size
* count
, r0
);
1439 if (arm11_config_memwrite_burst
)
1440 LOG_ERROR("use 'arm11 memwrite burst disable' to disable fast burst mode");
1442 if (arm11_config_memwrite_error_fatal
)
1448 arm11_run_instr_data_finish(arm11
);
1454 /* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
1455 int arm11_bulk_write_memory(struct target_s
*target
, uint32_t address
, uint32_t count
, uint8_t *buffer
)
1459 if (target
->state
!= TARGET_HALTED
)
1461 LOG_WARNING("target was not halted");
1462 return ERROR_TARGET_NOT_HALTED
;
1465 return arm11_write_memory(target
, address
, 4, count
, buffer
);
1468 /* here we have nothing target specific to contribute, so we fail and then the
1469 * fallback code will read data from the target and calculate the CRC on the
1472 int arm11_checksum_memory(struct target_s
*target
, uint32_t address
, uint32_t count
, uint32_t* checksum
)
1477 /* target break-/watchpoint control
1478 * rw: 0 = write, 1 = read, 2 = access
1480 int arm11_add_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
1484 arm11_common_t
* arm11
= target
->arch_info
;
1487 if (breakpoint
->type
== BKPT_SOFT
)
1489 LOG_INFO("sw breakpoint requested, but software breakpoints not enabled");
1490 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1494 if (!arm11
->free_brps
)
1496 LOG_DEBUG("no breakpoint unit available for hardware breakpoint");
1497 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1500 if (breakpoint
->length
!= 4)
1502 LOG_DEBUG("only breakpoints of four bytes length supported");
1503 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1511 int arm11_remove_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
1515 arm11_common_t
* arm11
= target
->arch_info
;
1522 int arm11_add_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
1524 FNC_INFO_NOTIMPLEMENTED
;
1529 int arm11_remove_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
1531 FNC_INFO_NOTIMPLEMENTED
;
1536 // HACKHACKHACK - FIXME mode/state
1537 /* target algorithm support */
1538 int arm11_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
,
1539 int num_reg_params
, reg_param_t
*reg_params
, uint32_t entry_point
, uint32_t exit_point
,
1540 int timeout_ms
, void *arch_info
)
1542 arm11_common_t
*arm11
= target
->arch_info
;
1543 // enum armv4_5_state core_state = arm11->core_state;
1544 // enum armv4_5_mode core_mode = arm11->core_mode;
1545 uint32_t context
[16];
1547 int exit_breakpoint_size
= 0;
1548 int retval
= ERROR_OK
;
1549 LOG_DEBUG("Running algorithm");
1552 if (target
->state
!= TARGET_HALTED
)
1554 LOG_WARNING("target not halted");
1555 return ERROR_TARGET_NOT_HALTED
;
1559 // if (armv4_5_mode_to_number(arm11->core_mode)==-1)
1560 // return ERROR_FAIL;
1563 for (size_t i
= 0; i
< 16; i
++)
1565 context
[i
] = buf_get_u32((uint8_t*)(&arm11
->reg_values
[i
]),0,32);
1566 LOG_DEBUG("Save %zi: 0x%" PRIx32
"",i
,context
[i
]);
1569 cpsr
= buf_get_u32((uint8_t*)(arm11
->reg_values
+ ARM11_RC_CPSR
),0,32);
1570 LOG_DEBUG("Save CPSR: 0x%" PRIx32
"", cpsr
);
1572 for (int i
= 0; i
< num_mem_params
; i
++)
1574 target_write_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
1577 // Set register parameters
1578 for (int i
= 0; i
< num_reg_params
; i
++)
1580 reg_t
*reg
= register_get_by_name(arm11
->core_cache
, reg_params
[i
].reg_name
, 0);
1583 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
1587 if (reg
->size
!= reg_params
[i
].size
)
1589 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
1592 arm11_set_reg(reg
,reg_params
[i
].value
);
1593 // printf("%i: Set %s =%08x\n", i, reg_params[i].reg_name,val);
1596 exit_breakpoint_size
= 4;
1598 /* arm11->core_state = arm11_algorithm_info->core_state;
1599 if (arm11->core_state == ARMV4_5_STATE_ARM)
1600 exit_breakpoint_size = 4;
1601 else if (arm11->core_state == ARMV4_5_STATE_THUMB)
1602 exit_breakpoint_size = 2;
1605 LOG_ERROR("BUG: can't execute algorithms when not in ARM or Thumb state");
1611 /* arm11 at this point only supports ARM not THUMB mode
1612 however if this test needs to be reactivated the current state can be read back
1615 if (arm11_algorithm_info
->core_mode
!= ARMV4_5_MODE_ANY
)
1617 LOG_DEBUG("setting core_mode: 0x%2.2x", arm11_algorithm_info
->core_mode
);
1618 buf_set_u32(arm11
->reg_list
[ARM11_RC_CPSR
].value
, 0, 5, arm11_algorithm_info
->core_mode
);
1619 arm11
->reg_list
[ARM11_RC_CPSR
].dirty
= 1;
1620 arm11
->reg_list
[ARM11_RC_CPSR
].valid
= 1;
1624 if ((retval
= breakpoint_add(target
, exit_point
, exit_breakpoint_size
, BKPT_HARD
)) != ERROR_OK
)
1626 LOG_ERROR("can't add breakpoint to finish algorithm execution");
1627 retval
= ERROR_TARGET_FAILURE
;
1631 // no debug, otherwise breakpoint is not set
1632 CHECK_RETVAL(target_resume(target
, 0, entry_point
, 1, 0));
1634 CHECK_RETVAL(target_wait_state(target
, TARGET_HALTED
, timeout_ms
));
1636 if (target
->state
!= TARGET_HALTED
)
1638 CHECK_RETVAL(target_halt(target
));
1640 CHECK_RETVAL(target_wait_state(target
, TARGET_HALTED
, 500));
1642 retval
= ERROR_TARGET_TIMEOUT
;
1644 goto del_breakpoint
;
1647 if (buf_get_u32(arm11
->reg_list
[15].value
, 0, 32) != exit_point
)
1649 LOG_WARNING("target reentered debug state, but not at the desired exit point: 0x%4.4" PRIx32
"",
1650 buf_get_u32(arm11
->reg_list
[15].value
, 0, 32));
1651 retval
= ERROR_TARGET_TIMEOUT
;
1652 goto del_breakpoint
;
1655 for (int i
= 0; i
< num_mem_params
; i
++)
1657 if (mem_params
[i
].direction
!= PARAM_OUT
)
1658 target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
1661 for (int i
= 0; i
< num_reg_params
; i
++)
1663 if (reg_params
[i
].direction
!= PARAM_OUT
)
1665 reg_t
*reg
= register_get_by_name(arm11
->core_cache
, reg_params
[i
].reg_name
, 0);
1668 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
1672 if (reg
->size
!= reg_params
[i
].size
)
1674 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
1678 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
1683 breakpoint_remove(target
, exit_point
);
1687 for (size_t i
= 0; i
< 16; i
++)
1689 LOG_DEBUG("restoring register %s with value 0x%8.8" PRIx32
"",
1690 arm11
->reg_list
[i
].name
, context
[i
]);
1691 arm11_set_reg(&arm11
->reg_list
[i
], (uint8_t*)&context
[i
]);
1693 LOG_DEBUG("restoring CPSR with value 0x%8.8" PRIx32
"", cpsr
);
1694 arm11_set_reg(&arm11
->reg_list
[ARM11_RC_CPSR
], (uint8_t*)&cpsr
);
1696 // arm11->core_state = core_state;
1697 // arm11->core_mode = core_mode;
1702 int arm11_target_create(struct target_s
*target
, Jim_Interp
*interp
)
1706 NEW(arm11_common_t
, arm11
, 1);
1708 arm11
->target
= target
;
1710 if (target
->tap
== NULL
)
1713 if (target
->tap
->ir_length
!= 5)
1715 LOG_ERROR("'target arm11' expects IR LENGTH = 5");
1716 return ERROR_COMMAND_SYNTAX_ERROR
;
1719 target
->arch_info
= arm11
;
1724 int arm11_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
1726 /* Initialize anything we can set up without talking to the target */
1727 return arm11_build_reg_cache(target
);
1730 /* talk to the target and set things up */
1731 int arm11_examine(struct target_s
*target
)
1735 arm11_common_t
* arm11
= target
->arch_info
;
1739 arm11_add_IR(arm11
, ARM11_IDCODE
, ARM11_TAP_DEFAULT
);
1741 scan_field_t idcode_field
;
1743 arm11_setup_field(arm11
, 32, NULL
, &arm11
->device_id
, &idcode_field
);
1745 arm11_add_dr_scan_vc(1, &idcode_field
, TAP_DRPAUSE
);
1749 arm11_add_debug_SCAN_N(arm11
, 0x00, ARM11_TAP_DEFAULT
);
1751 arm11_add_IR(arm11
, ARM11_INTEST
, ARM11_TAP_DEFAULT
);
1753 scan_field_t chain0_fields
[2];
1755 arm11_setup_field(arm11
, 32, NULL
, &arm11
->didr
, chain0_fields
+ 0);
1756 arm11_setup_field(arm11
, 8, NULL
, &arm11
->implementor
, chain0_fields
+ 1);
1758 arm11_add_dr_scan_vc(asizeof(chain0_fields
), chain0_fields
, TAP_IDLE
);
1760 CHECK_RETVAL(jtag_execute_queue());
1762 switch (arm11
->device_id
& 0x0FFFF000)
1764 case 0x07B36000: LOG_INFO("found ARM1136"); break;
1765 case 0x07B56000: LOG_INFO("found ARM1156"); break;
1766 case 0x07B76000: LOG_INFO("found ARM1176"); break;
1769 LOG_ERROR("'target arm11' expects IDCODE 0x*7B*7****");
1774 arm11
->debug_version
= (arm11
->didr
>> 16) & 0x0F;
1776 if (arm11
->debug_version
!= ARM11_DEBUG_V6
&&
1777 arm11
->debug_version
!= ARM11_DEBUG_V61
)
1779 LOG_ERROR("Only ARMv6 v6 and v6.1 architectures supported.");
1783 arm11
->brp
= ((arm11
->didr
>> 24) & 0x0F) + 1;
1784 arm11
->wrp
= ((arm11
->didr
>> 28) & 0x0F) + 1;
1786 /** \todo TODO: reserve one brp slot if we allow breakpoints during step */
1787 arm11
->free_brps
= arm11
->brp
;
1788 arm11
->free_wrps
= arm11
->wrp
;
1790 LOG_DEBUG("IDCODE %08" PRIx32
" IMPLEMENTOR %02x DIDR %08" PRIx32
"",
1792 (int)(arm11
->implementor
),
1795 /* as a side-effect this reads DSCR and thus
1796 * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag
1797 * as suggested by the spec.
1800 arm11_check_init(arm11
, NULL
);
1802 target_set_examined(target
);
1807 int arm11_quit(void)
1809 FNC_INFO_NOTIMPLEMENTED
;
1814 /** Load a register that is marked !valid in the register cache */
1815 int arm11_get_reg(reg_t
*reg
)
1819 target_t
* target
= ((arm11_reg_state_t
*)reg
->arch_info
)->target
;
1821 if (target
->state
!= TARGET_HALTED
)
1823 LOG_WARNING("target was not halted");
1824 return ERROR_TARGET_NOT_HALTED
;
1827 /** \todo TODO: Check this. We assume that all registers are fetched at debug entry. */
1830 arm11_common_t
*arm11
= target
->arch_info
;
1831 const arm11_reg_defs_t
* arm11_reg_info
= arm11_reg_defs
+ ((arm11_reg_state_t
*)reg
->arch_info
)->def_index
;
1837 /** Change a value in the register cache */
1838 int arm11_set_reg(reg_t
*reg
, uint8_t *buf
)
1842 target_t
* target
= ((arm11_reg_state_t
*)reg
->arch_info
)->target
;
1843 arm11_common_t
*arm11
= target
->arch_info
;
1844 // const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
1846 arm11
->reg_values
[((arm11_reg_state_t
*)reg
->arch_info
)->def_index
] = buf_get_u32(buf
, 0, 32);
1853 int arm11_build_reg_cache(target_t
*target
)
1855 arm11_common_t
*arm11
= target
->arch_info
;
1857 NEW(reg_cache_t
, cache
, 1);
1858 NEW(reg_t
, reg_list
, ARM11_REGCACHE_COUNT
);
1859 NEW(arm11_reg_state_t
, arm11_reg_states
, ARM11_REGCACHE_COUNT
);
1861 if (arm11_regs_arch_type
== -1)
1862 arm11_regs_arch_type
= register_reg_arch_type(arm11_get_reg
, arm11_set_reg
);
1864 register_init_dummy(&arm11_gdb_dummy_fp_reg
);
1865 register_init_dummy(&arm11_gdb_dummy_fps_reg
);
1867 arm11
->reg_list
= reg_list
;
1869 /* Build the process context cache */
1870 cache
->name
= "arm11 registers";
1872 cache
->reg_list
= reg_list
;
1873 cache
->num_regs
= ARM11_REGCACHE_COUNT
;
1875 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
1878 arm11
->core_cache
= cache
;
1879 // armv7m->process_context = cache;
1883 /* Not very elegant assertion */
1884 if (ARM11_REGCACHE_COUNT
!= asizeof(arm11
->reg_values
) ||
1885 ARM11_REGCACHE_COUNT
!= asizeof(arm11_reg_defs
) ||
1886 ARM11_REGCACHE_COUNT
!= ARM11_RC_MAX
)
1888 LOG_ERROR("BUG: arm11->reg_values inconsistent (%d " ZU
" " ZU
" %d)", ARM11_REGCACHE_COUNT
, asizeof(arm11
->reg_values
), asizeof(arm11_reg_defs
), ARM11_RC_MAX
);
1892 for (i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
1894 reg_t
* r
= reg_list
+ i
;
1895 const arm11_reg_defs_t
* rd
= arm11_reg_defs
+ i
;
1896 arm11_reg_state_t
* rs
= arm11_reg_states
+ i
;
1900 r
->value
= (uint8_t *)(arm11
->reg_values
+ i
);
1903 r
->bitfield_desc
= NULL
;
1904 r
->num_bitfields
= 0;
1905 r
->arch_type
= arm11_regs_arch_type
;
1909 rs
->target
= target
;
1915 int arm11_handle_bool(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, bool * var
, char * name
)
1919 LOG_INFO("%s is %s.", name
, *var
? "enabled" : "disabled");
1924 return ERROR_COMMAND_SYNTAX_ERROR
;
1929 case 'f': /* false */
1931 case 'd': /* disable */
1937 case 't': /* true */
1939 case 'e': /* enable */
1945 LOG_INFO("%s %s.", *var
? "Enabled" : "Disabled", name
);
1950 #define BOOL_WRAPPER(name, print_name) \
1951 int arm11_handle_bool_##name(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc) \
1953 return arm11_handle_bool(cmd_ctx, cmd, args, argc, &arm11_config_##name, print_name); \
1956 BOOL_WRAPPER(memwrite_burst
, "memory write burst mode")
1957 BOOL_WRAPPER(memwrite_error_fatal
, "fatal error mode for memory writes")
1958 BOOL_WRAPPER(memrw_no_increment
, "\"no increment\" mode for memory transfers")
1959 BOOL_WRAPPER(step_irq_enable
, "IRQs while stepping")
1960 BOOL_WRAPPER(hardware_step
, "hardware single step")
1962 int arm11_handle_vcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
1966 arm11_vcr
= strtoul(args
[0], NULL
, 0);
1970 return ERROR_COMMAND_SYNTAX_ERROR
;
1973 LOG_INFO("VCR 0x%08" PRIx32
"", arm11_vcr
);
1977 const uint32_t arm11_coproc_instruction_limits
[] =
1979 15, /* coprocessor */
1984 0xFFFFFFFF, /* value */
1987 arm11_common_t
* arm11_find_target(const char * arg
)
1992 tap
= jtag_tap_by_string(arg
);
1997 for (t
= all_targets
; t
; t
= t
->next
)
2002 /* if (t->type == arm11_target) */
2003 if (0 == strcmp(target_get_name(t
), "arm11"))
2004 return t
->arch_info
;
2010 int arm11_handle_mrc_mcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, bool read
)
2012 if (argc
!= (read
? 6 : 7))
2014 LOG_ERROR("Invalid number of arguments.");
2015 return ERROR_COMMAND_SYNTAX_ERROR
;
2018 arm11_common_t
* arm11
= arm11_find_target(args
[0]);
2022 LOG_ERROR("Parameter 1 is not a the JTAG chain position of an ARM11 device.");
2023 return ERROR_COMMAND_SYNTAX_ERROR
;
2026 if (arm11
->target
->state
!= TARGET_HALTED
)
2028 LOG_WARNING("target was not halted");
2029 return ERROR_TARGET_NOT_HALTED
;
2034 for (size_t i
= 0; i
< (read
? 5 : 6); i
++)
2036 values
[i
] = strtoul(args
[i
+ 1], NULL
, 0);
2038 if (values
[i
] > arm11_coproc_instruction_limits
[i
])
2040 LOG_ERROR("Parameter %ld out of bounds (%" PRId32
" max).",
2042 arm11_coproc_instruction_limits
[i
]);
2043 return ERROR_COMMAND_SYNTAX_ERROR
;
2047 uint32_t instr
= 0xEE000010 |
2055 instr
|= 0x00100000;
2057 arm11_run_instr_data_prepare(arm11
);
2062 arm11_run_instr_data_from_core_via_r0(arm11
, instr
, &result
);
2064 LOG_INFO("MRC p%d, %d, R0, c%d, c%d, %d = 0x%08" PRIx32
" (%" PRId32
")",
2069 (int)(values
[4]), result
, result
);
2073 arm11_run_instr_data_to_core_via_r0(arm11
, instr
, values
[5]);
2075 LOG_INFO("MRC p%d, %d, R0 (#0x%08" PRIx32
"), c%d, c%d, %d",
2076 (int)(values
[0]), (int)(values
[1]),
2078 (int)(values
[2]), (int)(values
[3]), (int)(values
[4]));
2081 arm11_run_instr_data_finish(arm11
);
2087 int arm11_handle_mrc(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
2089 return arm11_handle_mrc_mcr(cmd_ctx
, cmd
, args
, argc
, true);
2092 int arm11_handle_mcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
2094 return arm11_handle_mrc_mcr(cmd_ctx
, cmd
, args
, argc
, false);
2097 int arm11_register_commands(struct command_context_s
*cmd_ctx
)
2101 command_t
*top_cmd
, *mw_cmd
;
2103 top_cmd
= register_command(cmd_ctx
, NULL
, "arm11",
2104 NULL
, COMMAND_ANY
, NULL
);
2106 /* "hardware_step" is only here to check if the default
2107 * simulate + breakpoint implementation is broken.
2108 * TEMPORARY! NOT DOCUMENTED!
2110 register_command(cmd_ctx
, top_cmd
, "hardware_step",
2111 arm11_handle_bool_hardware_step
, COMMAND_ANY
,
2112 "DEBUG ONLY - Hardware single stepping"
2113 " (default: disabled)");
2115 register_command(cmd_ctx
, top_cmd
, "mcr",
2116 arm11_handle_mcr
, COMMAND_ANY
,
2117 "Write Coprocessor register. mcr <jtag_target> <coprocessor> <opcode 1> <CRn> <CRm> <opcode 2> <32bit value to write>. All parameters are numbers only.");
2119 mw_cmd
= register_command(cmd_ctx
, top_cmd
, "memwrite",
2120 NULL
, COMMAND_ANY
, NULL
);
2121 register_command(cmd_ctx
, mw_cmd
, "burst",
2122 arm11_handle_bool_memwrite_burst
, COMMAND_ANY
,
2123 "Enable/Disable non-standard but fast burst mode"
2124 " (default: enabled)");
2125 register_command(cmd_ctx
, mw_cmd
, "error_fatal",
2126 arm11_handle_bool_memwrite_error_fatal
, COMMAND_ANY
,
2127 "Terminate program if transfer error was found"
2128 " (default: enabled)");
2130 register_command(cmd_ctx
, top_cmd
, "mrc",
2131 arm11_handle_mrc
, COMMAND_ANY
,
2132 "Read Coprocessor register. mrc <jtag_target> <coprocessor> <opcode 1> <CRn> <CRm> <opcode 2>. All parameters are numbers only.");
2133 register_command(cmd_ctx
, top_cmd
, "no_increment",
2134 arm11_handle_bool_memrw_no_increment
, COMMAND_ANY
,
2135 "Don't increment address on multi-read/-write"
2136 " (default: disabled)");
2137 register_command(cmd_ctx
, top_cmd
, "step_irq_enable",
2138 arm11_handle_bool_step_irq_enable
, COMMAND_ANY
,
2139 "Enable interrupts while stepping"
2140 " (default: disabled)");
2141 register_command(cmd_ctx
, top_cmd
, "vcr",
2142 arm11_handle_vcr
, COMMAND_ANY
,
2143 "Control (Interrupt) Vector Catch Register");
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)