1 /***************************************************************************
2 * Copyright (C) 2006 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
20 #ifndef ARM_DISASSEMBLER_H
21 #define ARM_DISASSEMBLER_H
23 #include <helper/types.h>
25 enum arm_instruction_type
27 ARM_UNKNOWN_INSTUCTION
,
29 /* Branch instructions */
35 /* Data processing instructions */
53 /* Load/store instructions */
74 /* Status register access instructions */
78 /* Multiply instructions */
86 /* Miscellaneous instructions */
89 /* Exception generating instructions */
93 /* Coprocessor instructions */
100 /* Semaphore instructions */
104 /* Enhanced DSP extensions */
120 ARM_UNDEFINED_INSTRUCTION
= 0xffffffff,
123 struct arm_b_bl_bx_blx_instr
126 uint32_t target_address
;
129 union arm_shifter_operand
136 uint8_t shift
; /* 0: LSL, 1: LSR, 2: ASR, 3: ROR, 4: RRX */
146 struct arm_data_proc_instr
148 int variant
; /* 0: immediate, 1: immediate_shift, 2: register_shift */
152 union arm_shifter_operand shifter_operand
;
155 struct arm_load_store_instr
160 int index_mode
; /* 0: offset, 1: pre-indexed, 2: post-indexed */
161 int offset_mode
; /* 0: immediate, 1: (scaled) register */
167 uint8_t shift
; /* 0: LSL, 1: LSR, 2: ASR, 3: ROR, 4: RRX */
173 struct arm_load_store_multiple_instr
176 uint32_t register_list
;
177 uint8_t addressing_mode
; /* 0: IA, 1: IB, 2: DA, 3: DB */
182 struct arm_instruction
184 enum arm_instruction_type type
;
188 /* return value ... Thumb-2 sizes vary */
189 unsigned instruction_size
;
192 struct arm_b_bl_bx_blx_instr b_bl_bx_blx
;
193 struct arm_data_proc_instr data_proc
;
194 struct arm_load_store_instr load_store
;
195 struct arm_load_store_multiple_instr load_store_multiple
;
200 int arm_evaluate_opcode(uint32_t opcode
, uint32_t address
,
201 struct arm_instruction
*instruction
);
202 int thumb_evaluate_opcode(uint16_t opcode
, uint32_t address
,
203 struct arm_instruction
*instruction
);
204 int thumb2_opcode(struct target
*target
, uint32_t address
,
205 struct arm_instruction
*instruction
);
206 int arm_access_size(struct arm_instruction
*instruction
);
208 #define COND(opcode) (arm_condition_strings[(opcode & 0xf0000000) >> 28])
210 #endif /* ARM_DISASSEMBLER_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)