1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2007,2008 Øyvind Harboe *
12 * oyvind.harboe@zylin.com *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
28 ***************************************************************************/
37 #define _DEBUG_INSTRUCTION_EXECUTION_
40 char* armv7m_mode_strings
[] =
42 "Thread", "Thread (User)", "Handler",
45 char* armv7m_exception_strings
[] =
47 "", "Reset", "NMI", "HardFault", "MemManage", "BusFault", "UsageFault", "RESERVED", "RESERVED", "RESERVED", "RESERVED",
48 "SVCall", "DebugMonitor", "RESERVED", "PendSV", "SysTick"
51 char* armv7m_core_reg_list
[] =
53 /* Registers accessed through core debug */
54 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
57 /* Registers accessed through special reg 20 */
58 "primask", "basepri", "faultmask", "control"
61 u8 armv7m_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
63 reg_t armv7m_gdb_dummy_fp_reg
=
65 "GDB dummy floating-point register", armv7m_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
68 u8 armv7m_gdb_dummy_fps_value
[] = {0, 0, 0, 0};
70 reg_t armv7m_gdb_dummy_fps_reg
=
72 "GDB dummy floating-point status register", armv7m_gdb_dummy_fps_value
, 0, 1, 32, NULL
, 0, NULL
, 0
75 #ifdef ARMV7_GDB_HACKS
76 u8 armv7m_gdb_dummy_cpsr_value
[] = {0, 0, 0, 0};
78 reg_t armv7m_gdb_dummy_cpsr_reg
=
80 "GDB dummy cpsr register", armv7m_gdb_dummy_cpsr_value
, 0, 1, 32, NULL
, 0, NULL
, 0
84 armv7m_core_reg_t armv7m_core_reg_list_arch_info
[] =
86 /* CORE_GP are accesible using the core debug registers */
87 {0, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
88 {1, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
89 {2, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
90 {3, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
91 {4, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
92 {5, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
93 {6, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
94 {7, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
95 {8, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
96 {9, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
97 {10, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
98 {11, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
99 {12, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
100 {13, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
101 {14, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
102 {15, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
104 {16, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* xPSR */
105 {17, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* MSP */
106 {18, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PSP */
108 /* CORE_SP are accesible using coreregister 20 */
109 {19, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PRIMASK */
110 {20, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* BASEPRI */
111 {21, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* FAULTMASK */
112 {22, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
} /* CONTROL */
115 int armv7m_core_reg_arch_type
= -1;
116 int armv7m_dummy_core_reg_arch_type
= -1;
118 int armv7m_restore_context(target_t
*target
)
122 /* get pointers to arch-specific information */
123 armv7m_common_t
*armv7m
= target
->arch_info
;
127 if (armv7m
->pre_restore_context
)
128 armv7m
->pre_restore_context(target
);
130 for (i
= ARMV7NUMCOREREGS
-1; i
>= 0; i
--)
132 if (armv7m
->core_cache
->reg_list
[i
].dirty
)
134 armv7m
->write_core_reg(target
, i
);
138 if (armv7m
->post_restore_context
)
139 armv7m
->post_restore_context(target
);
144 /* Core state functions */
145 char *armv7m_exception_string(int number
)
147 static char enamebuf
[32];
149 if ((number
< 0) | (number
> 511))
150 return "Invalid exception";
152 return armv7m_exception_strings
[number
];
153 sprintf(enamebuf
, "External Interrupt(%i)", number
- 16);
157 int armv7m_get_core_reg(reg_t
*reg
)
160 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
161 target_t
*target
= armv7m_reg
->target
;
162 armv7m_common_t
*armv7m_target
= target
->arch_info
;
164 if (target
->state
!= TARGET_HALTED
)
166 return ERROR_TARGET_NOT_HALTED
;
169 retval
= armv7m_target
->read_core_reg(target
, armv7m_reg
->num
);
174 int armv7m_set_core_reg(reg_t
*reg
, u8
*buf
)
176 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
177 target_t
*target
= armv7m_reg
->target
;
178 u32 value
= buf_get_u32(buf
, 0, 32);
180 if (target
->state
!= TARGET_HALTED
)
182 return ERROR_TARGET_NOT_HALTED
;
185 buf_set_u32(reg
->value
, 0, 32, value
);
192 int armv7m_read_core_reg(struct target_s
*target
, int num
)
196 armv7m_core_reg_t
* armv7m_core_reg
;
198 /* get pointers to arch-specific information */
199 armv7m_common_t
*armv7m
= target
->arch_info
;
201 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
202 return ERROR_INVALID_ARGUMENTS
;
204 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
205 retval
= armv7m
->load_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, ®_value
);
206 buf_set_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
207 armv7m
->core_cache
->reg_list
[num
].valid
= 1;
208 armv7m
->core_cache
->reg_list
[num
].dirty
= 0;
213 int armv7m_write_core_reg(struct target_s
*target
, int num
)
217 armv7m_core_reg_t
*armv7m_core_reg
;
219 /* get pointers to arch-specific information */
220 armv7m_common_t
*armv7m
= target
->arch_info
;
222 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
223 return ERROR_INVALID_ARGUMENTS
;
225 reg_value
= buf_get_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32);
226 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
227 retval
= armv7m
->store_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, reg_value
);
228 if (retval
!= ERROR_OK
)
230 LOG_ERROR("JTAG failure");
231 armv7m
->core_cache
->reg_list
[num
].dirty
= armv7m
->core_cache
->reg_list
[num
].valid
;
232 return ERROR_JTAG_DEVICE_ERROR
;
234 LOG_DEBUG("write core reg %i value 0x%x", num
, reg_value
);
235 armv7m
->core_cache
->reg_list
[num
].valid
= 1;
236 armv7m
->core_cache
->reg_list
[num
].dirty
= 0;
241 int armv7m_invalidate_core_regs(target_t
*target
)
243 /* get pointers to arch-specific information */
244 armv7m_common_t
*armv7m
= target
->arch_info
;
247 for (i
= 0; i
< armv7m
->core_cache
->num_regs
; i
++)
249 armv7m
->core_cache
->reg_list
[i
].valid
= 0;
250 armv7m
->core_cache
->reg_list
[i
].dirty
= 0;
256 int armv7m_get_gdb_reg_list(target_t
*target
, reg_t
**reg_list
[], int *reg_list_size
)
258 /* get pointers to arch-specific information */
259 armv7m_common_t
*armv7m
= target
->arch_info
;
263 *reg_list
= malloc(sizeof(reg_t
*) * (*reg_list_size
));
265 for (i
= 0; i
< 16; i
++)
267 (*reg_list
)[i
] = &armv7m
->core_cache
->reg_list
[i
];
270 for (i
= 16; i
< 24; i
++)
272 (*reg_list
)[i
] = &armv7m_gdb_dummy_fp_reg
;
275 (*reg_list
)[24] = &armv7m_gdb_dummy_fps_reg
;
277 #ifdef ARMV7_GDB_HACKS
278 /* use dummy cpsr reg otherwise gdb may try and set the thumb bit */
279 (*reg_list
)[25] = &armv7m_gdb_dummy_cpsr_reg
;
281 /* ARMV7M is always in thumb mode, try to make GDB understand this
282 * if it does not support this arch */
283 *((char*)armv7m
->core_cache
->reg_list
[15].value
) |= 1;
285 (*reg_list
)[25] = &armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
];
291 /* run to exit point. return error if exit point was not reached. */
292 static int armv7m_run_and_wait(struct target_s
*target
, u32 entry_point
, int timeout_ms
, u32 exit_point
, armv7m_common_t
*armv7m
)
296 /* This code relies on the target specific resume() and poll()->debug_entry()
297 * sequence to write register values to the processor and the read them back */
298 if((retval
= target_resume(target
, 0, entry_point
, 1, 1)) != ERROR_OK
)
303 retval
= target_wait_state(target
, TARGET_HALTED
, timeout_ms
);
304 /* If the target fails to halt due to the breakpoint, force a halt */
305 if (retval
!= ERROR_OK
|| target
->state
!= TARGET_HALTED
)
307 if ((retval
=target_halt(target
))!=ERROR_OK
)
309 if ((retval
=target_wait_state(target
, TARGET_HALTED
, 500))!=ERROR_OK
)
313 return ERROR_TARGET_TIMEOUT
;
316 armv7m
->load_core_reg_u32(target
, ARMV7M_REGISTER_CORE_GP
, 15, &pc
);
317 if (pc
!= exit_point
)
319 LOG_DEBUG("failed algoritm halted at 0x%x ", pc
);
320 return ERROR_TARGET_TIMEOUT
;
326 int armv7m_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
, int num_reg_params
, reg_param_t
*reg_params
, u32 entry_point
, u32 exit_point
, int timeout_ms
, void *arch_info
)
328 /* get pointers to arch-specific information */
329 armv7m_common_t
*armv7m
= target
->arch_info
;
330 armv7m_algorithm_t
*armv7m_algorithm_info
= arch_info
;
331 enum armv7m_mode core_mode
= armv7m
->core_mode
;
332 int retval
= ERROR_OK
;
334 u32 context
[ARMV7NUMCOREREGS
];
336 if (armv7m_algorithm_info
->common_magic
!= ARMV7M_COMMON_MAGIC
)
338 LOG_ERROR("current target isn't an ARMV7M target");
339 return ERROR_TARGET_INVALID
;
342 if (target
->state
!= TARGET_HALTED
)
344 LOG_WARNING("target not halted");
345 return ERROR_TARGET_NOT_HALTED
;
348 /* refresh core register cache */
349 /* Not needed if core register cache is always consistent with target process state */
350 for (i
= 0; i
< ARMV7NUMCOREREGS
; i
++)
352 if (!armv7m
->core_cache
->reg_list
[i
].valid
)
353 armv7m
->read_core_reg(target
, i
);
354 context
[i
] = buf_get_u32(armv7m
->core_cache
->reg_list
[i
].value
, 0, 32);
357 for (i
= 0; i
< num_mem_params
; i
++)
359 if ((retval
=target_write_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
))!=ERROR_OK
)
363 for (i
= 0; i
< num_reg_params
; i
++)
365 reg_t
*reg
= register_get_by_name(armv7m
->core_cache
, reg_params
[i
].reg_name
, 0);
370 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
374 if (reg
->size
!= reg_params
[i
].size
)
376 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
380 // regvalue = buf_get_u32(reg_params[i].value, 0, 32);
381 armv7m_set_core_reg(reg
, reg_params
[i
].value
);
384 if (armv7m_algorithm_info
->core_mode
!= ARMV7M_MODE_ANY
)
386 LOG_DEBUG("setting core_mode: 0x%2.2x", armv7m_algorithm_info
->core_mode
);
387 buf_set_u32(armv7m
->core_cache
->reg_list
[ARMV7M_CONTROL
].value
, 0, 1, armv7m_algorithm_info
->core_mode
);
388 armv7m
->core_cache
->reg_list
[ARMV7M_CONTROL
].dirty
= 1;
389 armv7m
->core_cache
->reg_list
[ARMV7M_CONTROL
].valid
= 1;
392 /* ARMV7M always runs in Thumb state */
393 if ((retval
= breakpoint_add(target
, exit_point
, 2, BKPT_SOFT
)) != ERROR_OK
)
395 LOG_ERROR("can't add breakpoint to finish algorithm execution");
396 return ERROR_TARGET_FAILURE
;
399 retval
= armv7m_run_and_wait(target
, entry_point
, timeout_ms
, exit_point
, armv7m
);
401 breakpoint_remove(target
, exit_point
);
403 if (retval
!= ERROR_OK
)
408 /* Read memory values to mem_params[] */
409 for (i
= 0; i
< num_mem_params
; i
++)
411 if (mem_params
[i
].direction
!= PARAM_OUT
)
412 if((retval
= target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
)) != ERROR_OK
)
418 /* Copy core register values to reg_params[] */
419 for (i
= 0; i
< num_reg_params
; i
++)
421 if (reg_params
[i
].direction
!= PARAM_OUT
)
423 reg_t
*reg
= register_get_by_name(armv7m
->core_cache
, reg_params
[i
].reg_name
, 0);
427 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
431 if (reg
->size
!= reg_params
[i
].size
)
433 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
437 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
441 for (i
= ARMV7NUMCOREREGS
-1; i
>= 0; i
--)
444 regvalue
= buf_get_u32(armv7m
->core_cache
->reg_list
[i
].value
, 0, 32);
445 if (regvalue
!= context
[i
])
447 LOG_DEBUG("restoring register %s with value 0x%8.8x", armv7m
->core_cache
->reg_list
[i
].name
, context
[i
]);
448 buf_set_u32(armv7m
->core_cache
->reg_list
[i
].value
, 0, 32, context
[i
]);
449 armv7m
->core_cache
->reg_list
[i
].valid
= 1;
450 armv7m
->core_cache
->reg_list
[i
].dirty
= 1;
454 armv7m
->core_mode
= core_mode
;
459 int armv7m_arch_state(struct target_s
*target
)
461 /* get pointers to arch-specific information */
462 armv7m_common_t
*armv7m
= target
->arch_info
;
464 LOG_USER("target halted due to %s, current mode: %s %s\nxPSR: 0x%8.8x pc: 0x%8.8x",
465 Jim_Nvp_value2name_simple( nvp_target_debug_reason
,target
->debug_reason
)->name
,
466 armv7m_mode_strings
[armv7m
->core_mode
],
467 armv7m_exception_string(armv7m
->exception_number
),
468 buf_get_u32(armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].value
, 0, 32),
469 buf_get_u32(armv7m
->core_cache
->reg_list
[15].value
, 0, 32));
474 reg_cache_t
*armv7m_build_reg_cache(target_t
*target
)
476 /* get pointers to arch-specific information */
477 armv7m_common_t
*armv7m
= target
->arch_info
;
479 int num_regs
= ARMV7NUMCOREREGS
;
480 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
481 reg_cache_t
*cache
= malloc(sizeof(reg_cache_t
));
482 reg_t
*reg_list
= malloc(sizeof(reg_t
) * num_regs
);
483 armv7m_core_reg_t
*arch_info
= malloc(sizeof(armv7m_core_reg_t
) * num_regs
);
486 if (armv7m_core_reg_arch_type
== -1)
488 armv7m_core_reg_arch_type
= register_reg_arch_type(armv7m_get_core_reg
, armv7m_set_core_reg
);
491 register_init_dummy(&armv7m_gdb_dummy_fps_reg
);
492 #ifdef ARMV7_GDB_HACKS
493 register_init_dummy(&armv7m_gdb_dummy_cpsr_reg
);
495 register_init_dummy(&armv7m_gdb_dummy_fp_reg
);
497 /* Build the process context cache */
498 cache
->name
= "arm v7m registers";
500 cache
->reg_list
= reg_list
;
501 cache
->num_regs
= num_regs
;
503 armv7m
->core_cache
= cache
;
505 for (i
= 0; i
< num_regs
; i
++)
507 arch_info
[i
] = armv7m_core_reg_list_arch_info
[i
];
508 arch_info
[i
].target
= target
;
509 arch_info
[i
].armv7m_common
= armv7m
;
510 reg_list
[i
].name
= armv7m_core_reg_list
[i
];
511 reg_list
[i
].size
= 32;
512 reg_list
[i
].value
= calloc(1, 4);
513 reg_list
[i
].dirty
= 0;
514 reg_list
[i
].valid
= 0;
515 reg_list
[i
].bitfield_desc
= NULL
;
516 reg_list
[i
].num_bitfields
= 0;
517 reg_list
[i
].arch_type
= armv7m_core_reg_arch_type
;
518 reg_list
[i
].arch_info
= &arch_info
[i
];
524 int armv7m_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
526 armv7m_build_reg_cache(target
);
531 int armv7m_init_arch_info(target_t
*target
, armv7m_common_t
*armv7m
)
533 /* register arch-specific functions */
535 target
->arch_info
= armv7m
;
536 armv7m
->read_core_reg
= armv7m_read_core_reg
;
537 armv7m
->write_core_reg
= armv7m_write_core_reg
;
542 int armv7m_register_commands(struct command_context_s
*cmd_ctx
)
544 command_t
*arm_adi_v5_dap_cmd
;
546 arm_adi_v5_dap_cmd
= register_command(cmd_ctx
, NULL
, "dap", NULL
, COMMAND_ANY
, "cortex dap specific commands");
547 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "info", handle_dap_info_command
, COMMAND_EXEC
, "dap info for ap [num], default currently selected AP");
548 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "apsel", handle_dap_apsel_command
, COMMAND_EXEC
, "select a different AP [num] (default 0)");
549 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "apid", handle_dap_apid_command
, COMMAND_EXEC
, "return id reg from AP [num], default currently selected AP");
550 register_command(cmd_ctx
, arm_adi_v5_dap_cmd
, "baseaddr", handle_dap_baseaddr_command
, COMMAND_EXEC
, "return debug base address from AP [num], default currently selected AP");
555 int armv7m_checksum_memory(struct target_s
*target
, u32 address
, u32 count
, u32
* checksum
)
557 working_area_t
*crc_algorithm
;
558 armv7m_algorithm_t armv7m_info
;
559 reg_param_t reg_params
[2];
562 u16 cortex_m3_crc_code
[] = {
563 0x4602, /* mov r2, r0 */
564 0xF04F, 0x30FF, /* mov r0, #0xffffffff */
565 0x460B, /* mov r3, r1 */
566 0xF04F, 0x0400, /* mov r4, #0 */
567 0xE013, /* b ncomp */
569 0x5D11, /* ldrb r1, [r2, r4] */
570 0xF8DF, 0x7028, /* ldr r7, CRC32XOR */
571 0xEA80, 0x6001, /* eor r0, r0, r1, asl #24 */
573 0xF04F, 0x0500, /* mov r5, #0 */
575 0x2800, /* cmp r0, #0 */
576 0xEA4F, 0x0640, /* mov r6, r0, asl #1 */
577 0xF105, 0x0501, /* add r5, r5, #1 */
578 0x4630, /* mov r0, r6 */
580 0xEA86, 0x0007, /* eor r0, r6, r7 */
581 0x2D08, /* cmp r5, #8 */
582 0xD1F4, /* bne loop */
584 0xF104, 0x0401, /* add r4, r4, #1 */
586 0x429C, /* cmp r4, r3 */
587 0xD1E9, /* bne nbyte */
590 0x1DB7, 0x04C1 /* CRC32XOR: .word 0x04C11DB7 */
595 if (target_alloc_working_area(target
, sizeof(cortex_m3_crc_code
), &crc_algorithm
) != ERROR_OK
)
597 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
600 /* convert flash writing code into a buffer in target endianness */
601 for (i
= 0; i
< (sizeof(cortex_m3_crc_code
)/sizeof(u16
)); i
++)
602 if((retval
= target_write_u16(target
, crc_algorithm
->address
+ i
*sizeof(u16
), cortex_m3_crc_code
[i
])) != ERROR_OK
)
607 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
608 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
610 init_reg_param(®_params
[0], "r0", 32, PARAM_IN_OUT
);
611 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
613 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
614 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
616 if ((retval
= target_run_algorithm(target
, 0, NULL
, 2, reg_params
,
617 crc_algorithm
->address
, crc_algorithm
->address
+ (sizeof(cortex_m3_crc_code
)-6), 20000, &armv7m_info
)) != ERROR_OK
)
619 LOG_ERROR("error executing cortex_m3 crc algorithm");
620 destroy_reg_param(®_params
[0]);
621 destroy_reg_param(®_params
[1]);
622 target_free_working_area(target
, crc_algorithm
);
626 *checksum
= buf_get_u32(reg_params
[0].value
, 0, 32);
628 destroy_reg_param(®_params
[0]);
629 destroy_reg_param(®_params
[1]);
631 target_free_working_area(target
, crc_algorithm
);
636 int armv7m_blank_check_memory(struct target_s
*target
, u32 address
, u32 count
, u32
* blank
)
638 working_area_t
*erase_check_algorithm
;
639 reg_param_t reg_params
[3];
640 armv7m_algorithm_t armv7m_info
;
644 u16 erase_check_code
[] =
647 0xF810, 0x3B01, /* ldrb r3, [r0], #1 */
648 0xEA02, 0x0203, /* and r2, r2, r3 */
649 0x3901, /* subs r1, r1, #1 */
650 0xD1F9, /* bne loop */
655 /* make sure we have a working area */
656 if (target_alloc_working_area(target
, sizeof(erase_check_code
), &erase_check_algorithm
) != ERROR_OK
)
658 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
661 /* convert flash writing code into a buffer in target endianness */
662 for (i
= 0; i
< (sizeof(erase_check_code
)/sizeof(u16
)); i
++)
663 target_write_u16(target
, erase_check_algorithm
->address
+ i
*sizeof(u16
), erase_check_code
[i
]);
665 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
666 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
668 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
);
669 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
671 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
672 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
674 init_reg_param(®_params
[2], "r2", 32, PARAM_IN_OUT
);
675 buf_set_u32(reg_params
[2].value
, 0, 32, 0xff);
677 if ((retval
= target_run_algorithm(target
, 0, NULL
, 3, reg_params
,
678 erase_check_algorithm
->address
, erase_check_algorithm
->address
+ (sizeof(erase_check_code
)-2), 10000, &armv7m_info
)) != ERROR_OK
)
680 destroy_reg_param(®_params
[0]);
681 destroy_reg_param(®_params
[1]);
682 destroy_reg_param(®_params
[2]);
683 target_free_working_area(target
, erase_check_algorithm
);
687 *blank
= buf_get_u32(reg_params
[2].value
, 0, 32);
689 destroy_reg_param(®_params
[0]);
690 destroy_reg_param(®_params
[1]);
691 destroy_reg_param(®_params
[2]);
693 target_free_working_area(target
, erase_check_algorithm
);
698 /********************************************************************************************************************
699 * Return the debug ap baseaddress in hexadecimal, no extra output to simplify script processing
700 *********************************************************************************************************************/
701 int handle_dap_baseaddr_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
703 target_t
*target
= get_current_target(cmd_ctx
);
704 armv7m_common_t
*armv7m
= target
->arch_info
;
705 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
706 u32 apsel
, apselsave
, baseaddr
;
709 apsel
= swjdp
->apsel
;
710 apselsave
= swjdp
->apsel
;
713 apsel
= strtoul(args
[0], NULL
, 0);
715 if (apselsave
!= apsel
)
717 dap_ap_select(swjdp
, apsel
);
720 dap_ap_read_reg_u32(swjdp
, 0xF8, &baseaddr
);
721 retval
= swjdp_transaction_endcheck(swjdp
);
722 command_print(cmd_ctx
, "0x%8.8x", baseaddr
);
724 if (apselsave
!= apsel
)
726 dap_ap_select(swjdp
, apselsave
);
733 /********************************************************************************************************************
734 * Return the debug ap id in hexadecimal, no extra output to simplify script processing
735 *********************************************************************************************************************/
736 extern int handle_dap_apid_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
738 target_t
*target
= get_current_target(cmd_ctx
);
739 armv7m_common_t
*armv7m
= target
->arch_info
;
740 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
741 u32 apsel
, apselsave
, apid
;
744 apsel
= swjdp
->apsel
;
745 apselsave
= swjdp
->apsel
;
748 apsel
= strtoul(args
[0], NULL
, 0);
751 if (apselsave
!= apsel
)
753 dap_ap_select(swjdp
, apsel
);
756 dap_ap_read_reg_u32(swjdp
, 0xFC, &apid
);
757 retval
= swjdp_transaction_endcheck(swjdp
);
758 command_print(cmd_ctx
, "0x%8.8x", apid
);
759 if (apselsave
!= apsel
)
761 dap_ap_select(swjdp
, apselsave
);
767 int handle_dap_apsel_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
769 target_t
*target
= get_current_target(cmd_ctx
);
770 armv7m_common_t
*armv7m
= target
->arch_info
;
771 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
778 apsel
= strtoul(args
[0], NULL
, 0);
781 dap_ap_select(swjdp
, apsel
);
782 dap_ap_read_reg_u32(swjdp
, 0xFC, &apid
);
783 retval
= swjdp_transaction_endcheck(swjdp
);
784 command_print(cmd_ctx
, "ap %i selected, identification register 0x%8.8x", apsel
, apid
);
789 int handle_dap_info_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
791 target_t
*target
= get_current_target(cmd_ctx
);
792 armv7m_common_t
*armv7m
= target
->arch_info
;
793 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
797 apsel
= swjdp
->apsel
;
800 apsel
= strtoul(args
[0], NULL
, 0);
803 retval
= dap_info_command(cmd_ctx
, swjdp
, apsel
);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)