1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2009 by Dirk Behme *
12 * dirk.behme@gmail.com - copy from cortex_m3 *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
29 * Cortex-A8(tm) TRM, ARM DDI 0344H *
31 ***************************************************************************/
36 #include "replacements.h"
38 #include "cortex_a8.h"
43 #include "target_request.h"
52 int cortex_a8_register_commands(struct command_context_s
*cmd_ctx
);
54 /* forward declarations */
55 int cortex_a8_target_create(struct target_s
*target
, Jim_Interp
*interp
);
57 target_type_t cortexa8_target
=
62 .arch_state
= armv7m_arch_state
,
64 .target_request_data
= NULL
,
71 .deassert_reset
= NULL
,
72 .soft_reset_halt
= NULL
,
74 .get_gdb_reg_list
= armv7m_get_gdb_reg_list
,
76 .read_memory
= cortex_a8_read_memory
,
77 .write_memory
= cortex_a8_write_memory
,
78 .bulk_write_memory
= NULL
,
79 .checksum_memory
= NULL
,
80 .blank_check_memory
= NULL
,
82 .run_algorithm
= armv7m_run_algorithm
,
84 .add_breakpoint
= NULL
,
85 .remove_breakpoint
= NULL
,
86 .add_watchpoint
= NULL
,
87 .remove_watchpoint
= NULL
,
89 .register_commands
= cortex_a8_register_commands
,
90 .target_create
= cortex_a8_target_create
,
96 int cortex_a8_dcc_read(swjdp_common_t
*swjdp
, u8
*value
, u8
*ctrl
)
100 mem_ap_read_buf_u16( swjdp
, (u8
*)&dcrdr
, 1, DCB_DCRDR
);
102 *value
= (u8
)(dcrdr
>> 8);
104 LOG_DEBUG("data 0x%x ctrl 0x%x", *value
, *ctrl
);
106 /* write ack back to software dcc register
107 * signify we have read data */
108 if (dcrdr
& (1 << 0))
111 mem_ap_write_buf_u16( swjdp
, (u8
*)&dcrdr
, 1, DCB_DCRDR
);
117 int cortex_a8_read_memory(struct target_s
*target
, u32 address
, u32 size
, u32 count
, u8
*buffer
)
119 /* get pointers to arch-specific information */
120 armv7m_common_t
*armv7m
= target
->arch_info
;
121 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
124 /* sanitize arguments */
125 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
126 return ERROR_INVALID_ARGUMENTS
;
128 /* cortex_a8 handles unaligned memory access */
133 retval
= mem_ap_read_buf_u32(swjdp
, buffer
, 4 * count
, address
);
136 retval
= mem_ap_read_buf_u16(swjdp
, buffer
, 2 * count
, address
);
139 retval
= mem_ap_read_buf_u8(swjdp
, buffer
, count
, address
);
142 LOG_ERROR("BUG: we shouldn't get here");
149 int cortex_a8_write_memory(struct target_s
*target
, u32 address
, u32 size
, u32 count
, u8
*buffer
)
151 /* get pointers to arch-specific information */
152 armv7m_common_t
*armv7m
= target
->arch_info
;
153 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
156 /* sanitize arguments */
157 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
158 return ERROR_INVALID_ARGUMENTS
;
163 retval
= mem_ap_write_buf_u32(swjdp
, buffer
, 4 * count
, address
);
166 retval
= mem_ap_write_buf_u16(swjdp
, buffer
, 2 * count
, address
);
169 retval
= mem_ap_write_buf_u8(swjdp
, buffer
, count
, address
);
172 LOG_ERROR("BUG: we shouldn't get here");
179 int cortex_a8_handle_target_request(void *priv
)
181 target_t
*target
= priv
;
182 if (!target
->type
->examined
)
184 armv7m_common_t
*armv7m
= target
->arch_info
;
185 swjdp_common_t
*swjdp
= &armv7m
->swjdp_info
;
187 if (!target
->dbg_msg_enabled
)
190 if (target
->state
== TARGET_RUNNING
)
195 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
197 /* check if we have data */
202 /* we assume target is quick enough */
204 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
205 request
|= (data
<< 8);
206 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
207 request
|= (data
<< 16);
208 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
209 request
|= (data
<< 24);
210 target_request(target
, request
);
217 int cortex_a8_init_arch_info(target_t
*target
, cortex_a8_common_t
*cortex_a8
, jtag_tap_t
*tap
)
219 armv7m_common_t
*armv7m
;
220 armv7m
= &cortex_a8
->armv7m
;
222 /* prepare JTAG information for the new target */
223 cortex_a8
->jtag_info
.tap
= tap
;
224 cortex_a8
->jtag_info
.scann_size
= 4;
226 armv7m
->swjdp_info
.dp_select_value
= -1;
227 armv7m
->swjdp_info
.ap_csw_value
= -1;
228 armv7m
->swjdp_info
.ap_tar_value
= -1;
229 armv7m
->swjdp_info
.jtag_info
= &cortex_a8
->jtag_info
;
231 /* initialize arch-specific breakpoint handling */
233 cortex_a8
->common_magic
= CORTEX_A8_COMMON_MAGIC
;
234 cortex_a8
->arch_info
= NULL
;
236 /* register arch-specific functions */
237 armv7m
->examine_debug_reason
= NULL
;
239 armv7m
->pre_debug_entry
= NULL
;
240 armv7m
->post_debug_entry
= NULL
;
242 armv7m
->pre_restore_context
= NULL
;
243 armv7m
->post_restore_context
= NULL
;
245 armv7m_init_arch_info(target
, armv7m
);
246 armv7m
->arch_info
= cortex_a8
;
247 armv7m
->load_core_reg_u32
= NULL
;
248 armv7m
->store_core_reg_u32
= NULL
;
250 target_register_timer_callback(cortex_a8_handle_target_request
, 1, 1, target
);
255 int cortex_a8_target_create(struct target_s
*target
, Jim_Interp
*interp
)
257 cortex_a8_common_t
*cortex_a8
= calloc(1,sizeof(cortex_a8_common_t
));
259 cortex_a8_init_arch_info(target
, cortex_a8
, target
->tap
);
264 int cortex_a8_register_commands(struct command_context_s
*cmd_ctx
)
268 retval
= armv7m_register_commands(cmd_ctx
);
270 register_command(cmd_ctx
, NULL
, "cortex_a8", NULL
, COMMAND_ANY
, "cortex_a8 specific commands");
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)