1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
25 * Cortex-M3(tm) TRM, ARM DDI 0337E (r1p1) and 0337G (r2p0) *
27 ***************************************************************************/
32 #include "jtag/interface.h"
33 #include "breakpoints.h"
35 #include "target_request.h"
36 #include "target_type.h"
37 #include "arm_disassembler.h"
39 #include "arm_opcodes.h"
40 #include "arm_semihosting.h"
41 #include <helper/time_support.h>
43 /* NOTE: most of this should work fine for the Cortex-M1 and
44 * Cortex-M0 cores too, although they're ARMv6-M not ARMv7-M.
45 * Some differences: M0/M1 doesn't have FPB remapping or the
46 * DWT tracing/profiling support. (So the cycle counter will
47 * not be usable; the other stuff isn't currently used here.)
49 * Although there are some workarounds for errata seen only in r0p0
50 * silicon, such old parts are hard to find and thus not much tested
54 /* forward declarations */
55 static int cortex_m_store_core_reg_u32(struct target
*target
,
56 uint32_t num
, uint32_t value
);
57 static void cortex_m_dwt_free(struct target
*target
);
59 static int cortexm_dap_read_coreregister_u32(struct target
*target
,
60 uint32_t *value
, int regnum
)
62 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
66 /* because the DCB_DCRDR is used for the emulated dcc channel
67 * we have to save/restore the DCB_DCRDR when used */
68 if (target
->dbg_msg_enabled
) {
69 retval
= mem_ap_read_u32(armv7m
->debug_ap
, DCB_DCRDR
, &dcrdr
);
70 if (retval
!= ERROR_OK
)
74 retval
= mem_ap_write_u32(armv7m
->debug_ap
, DCB_DCRSR
, regnum
);
75 if (retval
!= ERROR_OK
)
78 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DCRDR
, value
);
79 if (retval
!= ERROR_OK
)
82 if (target
->dbg_msg_enabled
) {
83 /* restore DCB_DCRDR - this needs to be in a separate
84 * transaction otherwise the emulated DCC channel breaks */
85 if (retval
== ERROR_OK
)
86 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DCRDR
, dcrdr
);
92 static int cortexm_dap_write_coreregister_u32(struct target
*target
,
93 uint32_t value
, int regnum
)
95 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
99 /* because the DCB_DCRDR is used for the emulated dcc channel
100 * we have to save/restore the DCB_DCRDR when used */
101 if (target
->dbg_msg_enabled
) {
102 retval
= mem_ap_read_u32(armv7m
->debug_ap
, DCB_DCRDR
, &dcrdr
);
103 if (retval
!= ERROR_OK
)
107 retval
= mem_ap_write_u32(armv7m
->debug_ap
, DCB_DCRDR
, value
);
108 if (retval
!= ERROR_OK
)
111 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DCRSR
, regnum
| DCRSR_WnR
);
112 if (retval
!= ERROR_OK
)
115 if (target
->dbg_msg_enabled
) {
116 /* restore DCB_DCRDR - this needs to be in a separate
117 * transaction otherwise the emulated DCC channel breaks */
118 if (retval
== ERROR_OK
)
119 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DCRDR
, dcrdr
);
125 static int cortex_m_write_debug_halt_mask(struct target
*target
,
126 uint32_t mask_on
, uint32_t mask_off
)
128 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
129 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
131 /* mask off status bits */
132 cortex_m
->dcb_dhcsr
&= ~((0xFFFFul
<< 16) | mask_off
);
133 /* create new register mask */
134 cortex_m
->dcb_dhcsr
|= DBGKEY
| C_DEBUGEN
| mask_on
;
136 return mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, cortex_m
->dcb_dhcsr
);
139 static int cortex_m_set_maskints(struct target
*target
, bool mask
)
141 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
142 if (!!(cortex_m
->dcb_dhcsr
& C_MASKINTS
) != mask
)
143 return cortex_m_write_debug_halt_mask(target
, mask
? C_MASKINTS
: 0, mask
? 0 : C_MASKINTS
);
148 static int cortex_m_set_maskints_for_halt(struct target
*target
)
150 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
151 switch (cortex_m
->isrmasking_mode
) {
152 case CORTEX_M_ISRMASK_AUTO
:
153 /* interrupts taken at resume, whether for step or run -> no mask */
154 return cortex_m_set_maskints(target
, false);
156 case CORTEX_M_ISRMASK_OFF
:
157 /* interrupts never masked */
158 return cortex_m_set_maskints(target
, false);
160 case CORTEX_M_ISRMASK_ON
:
161 /* interrupts always masked */
162 return cortex_m_set_maskints(target
, true);
164 case CORTEX_M_ISRMASK_STEPONLY
:
165 /* interrupts masked for single step only -> mask now if MASKINTS
166 * erratum, otherwise only mask before stepping */
167 return cortex_m_set_maskints(target
, cortex_m
->maskints_erratum
);
172 static int cortex_m_set_maskints_for_run(struct target
*target
)
174 switch (target_to_cm(target
)->isrmasking_mode
) {
175 case CORTEX_M_ISRMASK_AUTO
:
176 /* interrupts taken at resume, whether for step or run -> no mask */
177 return cortex_m_set_maskints(target
, false);
179 case CORTEX_M_ISRMASK_OFF
:
180 /* interrupts never masked */
181 return cortex_m_set_maskints(target
, false);
183 case CORTEX_M_ISRMASK_ON
:
184 /* interrupts always masked */
185 return cortex_m_set_maskints(target
, true);
187 case CORTEX_M_ISRMASK_STEPONLY
:
188 /* interrupts masked for single step only -> no mask */
189 return cortex_m_set_maskints(target
, false);
194 static int cortex_m_set_maskints_for_step(struct target
*target
)
196 switch (target_to_cm(target
)->isrmasking_mode
) {
197 case CORTEX_M_ISRMASK_AUTO
:
198 /* the auto-interrupt should already be done -> mask */
199 return cortex_m_set_maskints(target
, true);
201 case CORTEX_M_ISRMASK_OFF
:
202 /* interrupts never masked */
203 return cortex_m_set_maskints(target
, false);
205 case CORTEX_M_ISRMASK_ON
:
206 /* interrupts always masked */
207 return cortex_m_set_maskints(target
, true);
209 case CORTEX_M_ISRMASK_STEPONLY
:
210 /* interrupts masked for single step only -> mask */
211 return cortex_m_set_maskints(target
, true);
216 static int cortex_m_clear_halt(struct target
*target
)
218 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
219 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
222 /* clear step if any */
223 cortex_m_write_debug_halt_mask(target
, C_HALT
, C_STEP
);
225 /* Read Debug Fault Status Register */
226 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, NVIC_DFSR
, &cortex_m
->nvic_dfsr
);
227 if (retval
!= ERROR_OK
)
230 /* Clear Debug Fault Status */
231 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, NVIC_DFSR
, cortex_m
->nvic_dfsr
);
232 if (retval
!= ERROR_OK
)
234 LOG_DEBUG(" NVIC_DFSR 0x%" PRIx32
"", cortex_m
->nvic_dfsr
);
239 static int cortex_m_single_step_core(struct target
*target
)
241 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
242 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
245 /* Mask interrupts before clearing halt, if not done already. This avoids
246 * Erratum 377497 (fixed in r1p0) where setting MASKINTS while clearing
247 * HALT can put the core into an unknown state.
249 if (!(cortex_m
->dcb_dhcsr
& C_MASKINTS
)) {
250 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
,
251 DBGKEY
| C_MASKINTS
| C_HALT
| C_DEBUGEN
);
252 if (retval
!= ERROR_OK
)
255 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
,
256 DBGKEY
| C_MASKINTS
| C_STEP
| C_DEBUGEN
);
257 if (retval
!= ERROR_OK
)
261 /* restore dhcsr reg */
262 cortex_m_clear_halt(target
);
267 static int cortex_m_enable_fpb(struct target
*target
)
269 int retval
= target_write_u32(target
, FP_CTRL
, 3);
270 if (retval
!= ERROR_OK
)
273 /* check the fpb is actually enabled */
275 retval
= target_read_u32(target
, FP_CTRL
, &fpctrl
);
276 if (retval
!= ERROR_OK
)
285 static int cortex_m_endreset_event(struct target
*target
)
290 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
291 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
292 struct adiv5_dap
*swjdp
= cortex_m
->armv7m
.arm
.dap
;
293 struct cortex_m_fp_comparator
*fp_list
= cortex_m
->fp_comparator_list
;
294 struct cortex_m_dwt_comparator
*dwt_list
= cortex_m
->dwt_comparator_list
;
296 /* REVISIT The four debug monitor bits are currently ignored... */
297 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DEMCR
, &dcb_demcr
);
298 if (retval
!= ERROR_OK
)
300 LOG_DEBUG("DCB_DEMCR = 0x%8.8" PRIx32
"", dcb_demcr
);
302 /* this register is used for emulated dcc channel */
303 retval
= mem_ap_write_u32(armv7m
->debug_ap
, DCB_DCRDR
, 0);
304 if (retval
!= ERROR_OK
)
307 /* Enable debug requests */
308 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
309 if (retval
!= ERROR_OK
)
311 if (!(cortex_m
->dcb_dhcsr
& C_DEBUGEN
)) {
312 retval
= cortex_m_write_debug_halt_mask(target
, 0, C_HALT
| C_STEP
| C_MASKINTS
);
313 if (retval
!= ERROR_OK
)
317 /* Restore proper interrupt masking setting for running CPU. */
318 cortex_m_set_maskints_for_run(target
);
320 /* Enable features controlled by ITM and DWT blocks, and catch only
321 * the vectors we were told to pay attention to.
323 * Target firmware is responsible for all fault handling policy
324 * choices *EXCEPT* explicitly scripted overrides like "vector_catch"
325 * or manual updates to the NVIC SHCSR and CCR registers.
327 retval
= mem_ap_write_u32(armv7m
->debug_ap
, DCB_DEMCR
, TRCENA
| armv7m
->demcr
);
328 if (retval
!= ERROR_OK
)
331 /* Paranoia: evidently some (early?) chips don't preserve all the
332 * debug state (including FPB, DWT, etc) across reset...
336 retval
= cortex_m_enable_fpb(target
);
337 if (retval
!= ERROR_OK
) {
338 LOG_ERROR("Failed to enable the FPB");
342 cortex_m
->fpb_enabled
= true;
344 /* Restore FPB registers */
345 for (i
= 0; i
< cortex_m
->fp_num_code
+ cortex_m
->fp_num_lit
; i
++) {
346 retval
= target_write_u32(target
, fp_list
[i
].fpcr_address
, fp_list
[i
].fpcr_value
);
347 if (retval
!= ERROR_OK
)
351 /* Restore DWT registers */
352 for (i
= 0; i
< cortex_m
->dwt_num_comp
; i
++) {
353 retval
= target_write_u32(target
, dwt_list
[i
].dwt_comparator_address
+ 0,
355 if (retval
!= ERROR_OK
)
357 retval
= target_write_u32(target
, dwt_list
[i
].dwt_comparator_address
+ 4,
359 if (retval
!= ERROR_OK
)
361 retval
= target_write_u32(target
, dwt_list
[i
].dwt_comparator_address
+ 8,
362 dwt_list
[i
].function
);
363 if (retval
!= ERROR_OK
)
366 retval
= dap_run(swjdp
);
367 if (retval
!= ERROR_OK
)
370 register_cache_invalidate(armv7m
->arm
.core_cache
);
372 /* make sure we have latest dhcsr flags */
373 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
378 static int cortex_m_examine_debug_reason(struct target
*target
)
380 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
382 /* THIS IS NOT GOOD, TODO - better logic for detection of debug state reason
383 * only check the debug reason if we don't know it already */
385 if ((target
->debug_reason
!= DBG_REASON_DBGRQ
)
386 && (target
->debug_reason
!= DBG_REASON_SINGLESTEP
)) {
387 if (cortex_m
->nvic_dfsr
& DFSR_BKPT
) {
388 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
389 if (cortex_m
->nvic_dfsr
& DFSR_DWTTRAP
)
390 target
->debug_reason
= DBG_REASON_WPTANDBKPT
;
391 } else if (cortex_m
->nvic_dfsr
& DFSR_DWTTRAP
)
392 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
393 else if (cortex_m
->nvic_dfsr
& DFSR_VCATCH
)
394 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
395 else if (cortex_m
->nvic_dfsr
& DFSR_EXTERNAL
)
396 target
->debug_reason
= DBG_REASON_DBGRQ
;
398 target
->debug_reason
= DBG_REASON_UNDEFINED
;
404 static int cortex_m_examine_exception_reason(struct target
*target
)
406 uint32_t shcsr
= 0, except_sr
= 0, cfsr
= -1, except_ar
= -1;
407 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
408 struct adiv5_dap
*swjdp
= armv7m
->arm
.dap
;
411 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_SHCSR
, &shcsr
);
412 if (retval
!= ERROR_OK
)
414 switch (armv7m
->exception_number
) {
417 case 3: /* Hard Fault */
418 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, NVIC_HFSR
, &except_sr
);
419 if (retval
!= ERROR_OK
)
421 if (except_sr
& 0x40000000) {
422 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_CFSR
, &cfsr
);
423 if (retval
!= ERROR_OK
)
427 case 4: /* Memory Management */
428 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_CFSR
, &except_sr
);
429 if (retval
!= ERROR_OK
)
431 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_MMFAR
, &except_ar
);
432 if (retval
!= ERROR_OK
)
435 case 5: /* Bus Fault */
436 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_CFSR
, &except_sr
);
437 if (retval
!= ERROR_OK
)
439 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_BFAR
, &except_ar
);
440 if (retval
!= ERROR_OK
)
443 case 6: /* Usage Fault */
444 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_CFSR
, &except_sr
);
445 if (retval
!= ERROR_OK
)
448 case 7: /* Secure Fault */
449 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_SFSR
, &except_sr
);
450 if (retval
!= ERROR_OK
)
452 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_SFAR
, &except_ar
);
453 if (retval
!= ERROR_OK
)
456 case 11: /* SVCall */
458 case 12: /* Debug Monitor */
459 retval
= mem_ap_read_u32(armv7m
->debug_ap
, NVIC_DFSR
, &except_sr
);
460 if (retval
!= ERROR_OK
)
463 case 14: /* PendSV */
465 case 15: /* SysTick */
471 retval
= dap_run(swjdp
);
472 if (retval
== ERROR_OK
)
473 LOG_DEBUG("%s SHCSR 0x%" PRIx32
", SR 0x%" PRIx32
474 ", CFSR 0x%" PRIx32
", AR 0x%" PRIx32
,
475 armv7m_exception_string(armv7m
->exception_number
),
476 shcsr
, except_sr
, cfsr
, except_ar
);
480 static int cortex_m_debug_entry(struct target
*target
)
485 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
486 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
487 struct arm
*arm
= &armv7m
->arm
;
492 /* Do this really early to minimize the window where the MASKINTS erratum
493 * can pile up pending interrupts. */
494 cortex_m_set_maskints_for_halt(target
);
496 cortex_m_clear_halt(target
);
497 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
498 if (retval
!= ERROR_OK
)
501 retval
= armv7m
->examine_debug_reason(target
);
502 if (retval
!= ERROR_OK
)
505 /* examine PE security state */
506 bool secure_state
= false;
507 if (armv7m
->arm
.is_armv8m
) {
510 retval
= mem_ap_read_u32(armv7m
->debug_ap
, DCB_DSCSR
, &dscsr
);
511 if (retval
!= ERROR_OK
)
514 secure_state
= (dscsr
& DSCSR_CDS
) == DSCSR_CDS
;
517 /* Examine target state and mode
518 * First load register accessible through core debug port */
519 int num_regs
= arm
->core_cache
->num_regs
;
521 for (i
= 0; i
< num_regs
; i
++) {
522 r
= &armv7m
->arm
.core_cache
->reg_list
[i
];
524 arm
->read_core_reg(target
, r
, i
, ARM_MODE_ANY
);
528 xPSR
= buf_get_u32(r
->value
, 0, 32);
530 /* For IT instructions xPSR must be reloaded on resume and clear on debug exec */
533 cortex_m_store_core_reg_u32(target
, 16, xPSR
& ~0xff);
536 /* Are we in an exception handler */
538 armv7m
->exception_number
= (xPSR
& 0x1FF);
540 arm
->core_mode
= ARM_MODE_HANDLER
;
541 arm
->map
= armv7m_msp_reg_map
;
543 unsigned control
= buf_get_u32(arm
->core_cache
544 ->reg_list
[ARMV7M_CONTROL
].value
, 0, 3);
546 /* is this thread privileged? */
547 arm
->core_mode
= control
& 1
548 ? ARM_MODE_USER_THREAD
551 /* which stack is it using? */
553 arm
->map
= armv7m_psp_reg_map
;
555 arm
->map
= armv7m_msp_reg_map
;
557 armv7m
->exception_number
= 0;
560 if (armv7m
->exception_number
)
561 cortex_m_examine_exception_reason(target
);
563 LOG_DEBUG("entered debug state in core mode: %s at PC 0x%" PRIx32
", cpu in %s state, target->state: %s",
564 arm_mode_name(arm
->core_mode
),
565 buf_get_u32(arm
->pc
->value
, 0, 32),
566 secure_state
? "Secure" : "Non-Secure",
567 target_state_name(target
));
569 if (armv7m
->post_debug_entry
) {
570 retval
= armv7m
->post_debug_entry(target
);
571 if (retval
!= ERROR_OK
)
578 static int cortex_m_poll(struct target
*target
)
580 int detected_failure
= ERROR_OK
;
581 int retval
= ERROR_OK
;
582 enum target_state prev_target_state
= target
->state
;
583 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
584 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
586 /* Read from Debug Halting Control and Status Register */
587 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
588 if (retval
!= ERROR_OK
) {
589 target
->state
= TARGET_UNKNOWN
;
593 /* Recover from lockup. See ARMv7-M architecture spec,
594 * section B1.5.15 "Unrecoverable exception cases".
596 if (cortex_m
->dcb_dhcsr
& S_LOCKUP
) {
597 LOG_ERROR("%s -- clearing lockup after double fault",
598 target_name(target
));
599 cortex_m_write_debug_halt_mask(target
, C_HALT
, 0);
600 target
->debug_reason
= DBG_REASON_DBGRQ
;
602 /* We have to execute the rest (the "finally" equivalent, but
603 * still throw this exception again).
605 detected_failure
= ERROR_FAIL
;
607 /* refresh status bits */
608 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
609 if (retval
!= ERROR_OK
)
613 if (cortex_m
->dcb_dhcsr
& S_RESET_ST
) {
614 if (target
->state
!= TARGET_RESET
) {
615 target
->state
= TARGET_RESET
;
616 LOG_INFO("%s: external reset detected", target_name(target
));
621 if (target
->state
== TARGET_RESET
) {
622 /* Cannot switch context while running so endreset is
623 * called with target->state == TARGET_RESET
625 LOG_DEBUG("Exit from reset with dcb_dhcsr 0x%" PRIx32
,
626 cortex_m
->dcb_dhcsr
);
627 retval
= cortex_m_endreset_event(target
);
628 if (retval
!= ERROR_OK
) {
629 target
->state
= TARGET_UNKNOWN
;
632 target
->state
= TARGET_RUNNING
;
633 prev_target_state
= TARGET_RUNNING
;
636 if (cortex_m
->dcb_dhcsr
& S_HALT
) {
637 target
->state
= TARGET_HALTED
;
639 if ((prev_target_state
== TARGET_RUNNING
) || (prev_target_state
== TARGET_RESET
)) {
640 retval
= cortex_m_debug_entry(target
);
641 if (retval
!= ERROR_OK
)
644 if (arm_semihosting(target
, &retval
) != 0)
647 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
649 if (prev_target_state
== TARGET_DEBUG_RUNNING
) {
651 retval
= cortex_m_debug_entry(target
);
652 if (retval
!= ERROR_OK
)
655 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_HALTED
);
659 if (target
->state
== TARGET_UNKNOWN
) {
660 /* check if processor is retiring instructions or sleeping */
661 if (cortex_m
->dcb_dhcsr
& S_RETIRE_ST
|| cortex_m
->dcb_dhcsr
& S_SLEEP
) {
662 target
->state
= TARGET_RUNNING
;
667 /* Check that target is truly halted, since the target could be resumed externally */
668 if ((prev_target_state
== TARGET_HALTED
) && !(cortex_m
->dcb_dhcsr
& S_HALT
)) {
669 /* registers are now invalid */
670 register_cache_invalidate(armv7m
->arm
.core_cache
);
672 target
->state
= TARGET_RUNNING
;
673 LOG_WARNING("%s: external resume detected", target_name(target
));
674 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
678 /* Did we detect a failure condition that we cleared? */
679 if (detected_failure
!= ERROR_OK
)
680 retval
= detected_failure
;
684 static int cortex_m_halt(struct target
*target
)
686 LOG_DEBUG("target->state: %s",
687 target_state_name(target
));
689 if (target
->state
== TARGET_HALTED
) {
690 LOG_DEBUG("target was already halted");
694 if (target
->state
== TARGET_UNKNOWN
)
695 LOG_WARNING("target was in unknown state when halt was requested");
697 if (target
->state
== TARGET_RESET
) {
698 if ((jtag_get_reset_config() & RESET_SRST_PULLS_TRST
) && jtag_get_srst()) {
699 LOG_ERROR("can't request a halt while in reset if nSRST pulls nTRST");
700 return ERROR_TARGET_FAILURE
;
702 /* we came here in a reset_halt or reset_init sequence
703 * debug entry was already prepared in cortex_m3_assert_reset()
705 target
->debug_reason
= DBG_REASON_DBGRQ
;
711 /* Write to Debug Halting Control and Status Register */
712 cortex_m_write_debug_halt_mask(target
, C_HALT
, 0);
714 /* Do this really early to minimize the window where the MASKINTS erratum
715 * can pile up pending interrupts. */
716 cortex_m_set_maskints_for_halt(target
);
718 target
->debug_reason
= DBG_REASON_DBGRQ
;
723 static int cortex_m_soft_reset_halt(struct target
*target
)
725 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
726 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
727 uint32_t dcb_dhcsr
= 0;
728 int retval
, timeout
= 0;
730 /* on single cortex_m MCU soft_reset_halt should be avoided as same functionality
731 * can be obtained by using 'reset halt' and 'cortex_m reset_config vectreset'.
732 * As this reset only uses VC_CORERESET it would only ever reset the cortex_m
733 * core, not the peripherals */
734 LOG_DEBUG("soft_reset_halt is discouraged, please use 'reset halt' instead.");
737 retval
= cortex_m_write_debug_halt_mask(target
, 0, C_STEP
| C_MASKINTS
);
738 if (retval
!= ERROR_OK
)
741 /* Enter debug state on reset; restore DEMCR in endreset_event() */
742 retval
= mem_ap_write_u32(armv7m
->debug_ap
, DCB_DEMCR
,
743 TRCENA
| VC_HARDERR
| VC_BUSERR
| VC_CORERESET
);
744 if (retval
!= ERROR_OK
)
747 /* Request a core-only reset */
748 retval
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, NVIC_AIRCR
,
749 AIRCR_VECTKEY
| AIRCR_VECTRESET
);
750 if (retval
!= ERROR_OK
)
752 target
->state
= TARGET_RESET
;
754 /* registers are now invalid */
755 register_cache_invalidate(cortex_m
->armv7m
.arm
.core_cache
);
757 while (timeout
< 100) {
758 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &dcb_dhcsr
);
759 if (retval
== ERROR_OK
) {
760 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, NVIC_DFSR
,
761 &cortex_m
->nvic_dfsr
);
762 if (retval
!= ERROR_OK
)
764 if ((dcb_dhcsr
& S_HALT
)
765 && (cortex_m
->nvic_dfsr
& DFSR_VCATCH
)) {
766 LOG_DEBUG("system reset-halted, DHCSR 0x%08x, "
768 (unsigned) dcb_dhcsr
,
769 (unsigned) cortex_m
->nvic_dfsr
);
770 cortex_m_poll(target
);
771 /* FIXME restore user's vector catch config */
774 LOG_DEBUG("waiting for system reset-halt, "
775 "DHCSR 0x%08x, %d ms",
776 (unsigned) dcb_dhcsr
, timeout
);
785 void cortex_m_enable_breakpoints(struct target
*target
)
787 struct breakpoint
*breakpoint
= target
->breakpoints
;
789 /* set any pending breakpoints */
791 if (!breakpoint
->set
)
792 cortex_m_set_breakpoint(target
, breakpoint
);
793 breakpoint
= breakpoint
->next
;
797 static int cortex_m_resume(struct target
*target
, int current
,
798 target_addr_t address
, int handle_breakpoints
, int debug_execution
)
800 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
801 struct breakpoint
*breakpoint
= NULL
;
805 if (target
->state
!= TARGET_HALTED
) {
806 LOG_WARNING("target not halted");
807 return ERROR_TARGET_NOT_HALTED
;
810 if (!debug_execution
) {
811 target_free_all_working_areas(target
);
812 cortex_m_enable_breakpoints(target
);
813 cortex_m_enable_watchpoints(target
);
816 if (debug_execution
) {
817 r
= armv7m
->arm
.core_cache
->reg_list
+ ARMV7M_PRIMASK
;
819 /* Disable interrupts */
820 /* We disable interrupts in the PRIMASK register instead of
821 * masking with C_MASKINTS. This is probably the same issue
822 * as Cortex-M3 Erratum 377493 (fixed in r1p0): C_MASKINTS
823 * in parallel with disabled interrupts can cause local faults
826 * REVISIT this clearly breaks non-debug execution, since the
827 * PRIMASK register state isn't saved/restored... workaround
828 * by never resuming app code after debug execution.
830 buf_set_u32(r
->value
, 0, 1, 1);
834 /* Make sure we are in Thumb mode */
835 r
= armv7m
->arm
.cpsr
;
836 buf_set_u32(r
->value
, 24, 1, 1);
841 /* current = 1: continue on current pc, otherwise continue at <address> */
844 buf_set_u32(r
->value
, 0, 32, address
);
849 /* if we halted last time due to a bkpt instruction
850 * then we have to manually step over it, otherwise
851 * the core will break again */
853 if (!breakpoint_find(target
, buf_get_u32(r
->value
, 0, 32))
855 armv7m_maybe_skip_bkpt_inst(target
, NULL
);
857 resume_pc
= buf_get_u32(r
->value
, 0, 32);
859 armv7m_restore_context(target
);
861 /* the front-end may request us not to handle breakpoints */
862 if (handle_breakpoints
) {
863 /* Single step past breakpoint at current address */
864 breakpoint
= breakpoint_find(target
, resume_pc
);
866 LOG_DEBUG("unset breakpoint at " TARGET_ADDR_FMT
" (ID: %" PRIu32
")",
868 breakpoint
->unique_id
);
869 cortex_m_unset_breakpoint(target
, breakpoint
);
870 cortex_m_single_step_core(target
);
871 cortex_m_set_breakpoint(target
, breakpoint
);
876 cortex_m_set_maskints_for_run(target
);
877 cortex_m_write_debug_halt_mask(target
, 0, C_HALT
);
879 target
->debug_reason
= DBG_REASON_NOTHALTED
;
881 /* registers are now invalid */
882 register_cache_invalidate(armv7m
->arm
.core_cache
);
884 if (!debug_execution
) {
885 target
->state
= TARGET_RUNNING
;
886 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
887 LOG_DEBUG("target resumed at 0x%" PRIx32
"", resume_pc
);
889 target
->state
= TARGET_DEBUG_RUNNING
;
890 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
891 LOG_DEBUG("target debug resumed at 0x%" PRIx32
"", resume_pc
);
897 /* int irqstepcount = 0; */
898 static int cortex_m_step(struct target
*target
, int current
,
899 target_addr_t address
, int handle_breakpoints
)
901 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
902 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
903 struct breakpoint
*breakpoint
= NULL
;
904 struct reg
*pc
= armv7m
->arm
.pc
;
905 bool bkpt_inst_found
= false;
907 bool isr_timed_out
= false;
909 if (target
->state
!= TARGET_HALTED
) {
910 LOG_WARNING("target not halted");
911 return ERROR_TARGET_NOT_HALTED
;
914 /* current = 1: continue on current pc, otherwise continue at <address> */
916 buf_set_u32(pc
->value
, 0, 32, address
);
918 uint32_t pc_value
= buf_get_u32(pc
->value
, 0, 32);
920 /* the front-end may request us not to handle breakpoints */
921 if (handle_breakpoints
) {
922 breakpoint
= breakpoint_find(target
, pc_value
);
924 cortex_m_unset_breakpoint(target
, breakpoint
);
927 armv7m_maybe_skip_bkpt_inst(target
, &bkpt_inst_found
);
929 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
931 armv7m_restore_context(target
);
933 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
935 /* if no bkpt instruction is found at pc then we can perform
936 * a normal step, otherwise we have to manually step over the bkpt
937 * instruction - as such simulate a step */
938 if (bkpt_inst_found
== false) {
939 if (cortex_m
->isrmasking_mode
!= CORTEX_M_ISRMASK_AUTO
) {
940 /* Automatic ISR masking mode off: Just step over the next
941 * instruction, with interrupts on or off as appropriate. */
942 cortex_m_set_maskints_for_step(target
);
943 cortex_m_write_debug_halt_mask(target
, C_STEP
, C_HALT
);
945 /* Process interrupts during stepping in a way they don't interfere
950 * Set a temporary break point at the current pc and let the core run
951 * with interrupts enabled. Pending interrupts get served and we run
952 * into the breakpoint again afterwards. Then we step over the next
953 * instruction with interrupts disabled.
955 * If the pending interrupts don't complete within time, we leave the
956 * core running. This may happen if the interrupts trigger faster
957 * than the core can process them or the handler doesn't return.
959 * If no more breakpoints are available we simply do a step with
960 * interrupts enabled.
966 * If a break point is already set on the lower half word then a break point on
967 * the upper half word will not break again when the core is restarted. So we
968 * just step over the instruction with interrupts disabled.
970 * The documentation has no information about this, it was found by observation
971 * on STM32F1 and STM32F2. Proper explanation welcome. STM32F0 doesn't seem to
972 * suffer from this problem.
974 * To add some confusion: pc_value has bit 0 always set, while the breakpoint
975 * address has it always cleared. The former is done to indicate thumb mode
979 if ((pc_value
& 0x02) && breakpoint_find(target
, pc_value
& ~0x03)) {
980 LOG_DEBUG("Stepping over next instruction with interrupts disabled");
981 cortex_m_write_debug_halt_mask(target
, C_HALT
| C_MASKINTS
, 0);
982 cortex_m_write_debug_halt_mask(target
, C_STEP
, C_HALT
);
983 /* Re-enable interrupts if appropriate */
984 cortex_m_write_debug_halt_mask(target
, C_HALT
, 0);
985 cortex_m_set_maskints_for_halt(target
);
988 /* Set a temporary break point */
990 retval
= cortex_m_set_breakpoint(target
, breakpoint
);
992 enum breakpoint_type type
= BKPT_HARD
;
993 if (cortex_m
->fp_rev
== 0 && pc_value
> 0x1FFFFFFF) {
994 /* FPB rev.1 cannot handle such addr, try BKPT instr */
997 retval
= breakpoint_add(target
, pc_value
, 2, type
);
1000 bool tmp_bp_set
= (retval
== ERROR_OK
);
1002 /* No more breakpoints left, just do a step */
1004 cortex_m_set_maskints_for_step(target
);
1005 cortex_m_write_debug_halt_mask(target
, C_STEP
, C_HALT
);
1006 /* Re-enable interrupts if appropriate */
1007 cortex_m_write_debug_halt_mask(target
, C_HALT
, 0);
1008 cortex_m_set_maskints_for_halt(target
);
1010 /* Start the core */
1011 LOG_DEBUG("Starting core to serve pending interrupts");
1012 int64_t t_start
= timeval_ms();
1013 cortex_m_set_maskints_for_run(target
);
1014 cortex_m_write_debug_halt_mask(target
, 0, C_HALT
| C_STEP
);
1016 /* Wait for pending handlers to complete or timeout */
1018 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
,
1020 &cortex_m
->dcb_dhcsr
);
1021 if (retval
!= ERROR_OK
) {
1022 target
->state
= TARGET_UNKNOWN
;
1025 isr_timed_out
= ((timeval_ms() - t_start
) > 500);
1026 } while (!((cortex_m
->dcb_dhcsr
& S_HALT
) || isr_timed_out
));
1028 /* only remove breakpoint if we created it */
1030 cortex_m_unset_breakpoint(target
, breakpoint
);
1032 /* Remove the temporary breakpoint */
1033 breakpoint_remove(target
, pc_value
);
1036 if (isr_timed_out
) {
1037 LOG_DEBUG("Interrupt handlers didn't complete within time, "
1038 "leaving target running");
1040 /* Step over next instruction with interrupts disabled */
1041 cortex_m_set_maskints_for_step(target
);
1042 cortex_m_write_debug_halt_mask(target
,
1043 C_HALT
| C_MASKINTS
,
1045 cortex_m_write_debug_halt_mask(target
, C_STEP
, C_HALT
);
1046 /* Re-enable interrupts if appropriate */
1047 cortex_m_write_debug_halt_mask(target
, C_HALT
, 0);
1048 cortex_m_set_maskints_for_halt(target
);
1055 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
1056 if (retval
!= ERROR_OK
)
1059 /* registers are now invalid */
1060 register_cache_invalidate(armv7m
->arm
.core_cache
);
1063 cortex_m_set_breakpoint(target
, breakpoint
);
1065 if (isr_timed_out
) {
1066 /* Leave the core running. The user has to stop execution manually. */
1067 target
->debug_reason
= DBG_REASON_NOTHALTED
;
1068 target
->state
= TARGET_RUNNING
;
1072 LOG_DEBUG("target stepped dcb_dhcsr = 0x%" PRIx32
1073 " nvic_icsr = 0x%" PRIx32
,
1074 cortex_m
->dcb_dhcsr
, cortex_m
->nvic_icsr
);
1076 retval
= cortex_m_debug_entry(target
);
1077 if (retval
!= ERROR_OK
)
1079 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
1081 LOG_DEBUG("target stepped dcb_dhcsr = 0x%" PRIx32
1082 " nvic_icsr = 0x%" PRIx32
,
1083 cortex_m
->dcb_dhcsr
, cortex_m
->nvic_icsr
);
1088 static int cortex_m_assert_reset(struct target
*target
)
1090 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1091 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
1092 enum cortex_m_soft_reset_config reset_config
= cortex_m
->soft_reset_config
;
1094 LOG_DEBUG("target->state: %s",
1095 target_state_name(target
));
1097 enum reset_types jtag_reset_config
= jtag_get_reset_config();
1099 if (target_has_event_action(target
, TARGET_EVENT_RESET_ASSERT
)) {
1100 /* allow scripts to override the reset event */
1102 target_handle_event(target
, TARGET_EVENT_RESET_ASSERT
);
1103 register_cache_invalidate(cortex_m
->armv7m
.arm
.core_cache
);
1104 target
->state
= TARGET_RESET
;
1109 /* some cores support connecting while srst is asserted
1110 * use that mode is it has been configured */
1112 bool srst_asserted
= false;
1114 if (!target_was_examined(target
)) {
1115 if (jtag_reset_config
& RESET_HAS_SRST
) {
1116 adapter_assert_reset();
1117 if (target
->reset_halt
)
1118 LOG_ERROR("Target not examined, will not halt after reset!");
1121 LOG_ERROR("Target not examined, reset NOT asserted!");
1126 if ((jtag_reset_config
& RESET_HAS_SRST
) &&
1127 (jtag_reset_config
& RESET_SRST_NO_GATING
)) {
1128 adapter_assert_reset();
1129 srst_asserted
= true;
1132 /* Enable debug requests */
1134 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
1135 /* Store important errors instead of failing and proceed to reset assert */
1137 if (retval
!= ERROR_OK
|| !(cortex_m
->dcb_dhcsr
& C_DEBUGEN
))
1138 retval
= cortex_m_write_debug_halt_mask(target
, 0, C_HALT
| C_STEP
| C_MASKINTS
);
1140 /* If the processor is sleeping in a WFI or WFE instruction, the
1141 * C_HALT bit must be asserted to regain control */
1142 if (retval
== ERROR_OK
&& (cortex_m
->dcb_dhcsr
& S_SLEEP
))
1143 retval
= cortex_m_write_debug_halt_mask(target
, C_HALT
, 0);
1145 mem_ap_write_u32(armv7m
->debug_ap
, DCB_DCRDR
, 0);
1146 /* Ignore less important errors */
1148 if (!target
->reset_halt
) {
1149 /* Set/Clear C_MASKINTS in a separate operation */
1150 cortex_m_set_maskints_for_run(target
);
1152 /* clear any debug flags before resuming */
1153 cortex_m_clear_halt(target
);
1155 /* clear C_HALT in dhcsr reg */
1156 cortex_m_write_debug_halt_mask(target
, 0, C_HALT
);
1158 /* Halt in debug on reset; endreset_event() restores DEMCR.
1160 * REVISIT catching BUSERR presumably helps to defend against
1161 * bad vector table entries. Should this include MMERR or
1165 retval2
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, DCB_DEMCR
,
1166 TRCENA
| VC_HARDERR
| VC_BUSERR
| VC_CORERESET
);
1167 if (retval
!= ERROR_OK
|| retval2
!= ERROR_OK
)
1168 LOG_INFO("AP write error, reset will not halt");
1171 if (jtag_reset_config
& RESET_HAS_SRST
) {
1172 /* default to asserting srst */
1174 adapter_assert_reset();
1176 /* srst is asserted, ignore AP access errors */
1179 /* Use a standard Cortex-M3 software reset mechanism.
1180 * We default to using VECRESET as it is supported on all current cores
1181 * (except Cortex-M0, M0+ and M1 which support SYSRESETREQ only!)
1182 * This has the disadvantage of not resetting the peripherals, so a
1183 * reset-init event handler is needed to perform any peripheral resets.
1185 if (!cortex_m
->vectreset_supported
1186 && reset_config
== CORTEX_M_RESET_VECTRESET
) {
1187 reset_config
= CORTEX_M_RESET_SYSRESETREQ
;
1188 LOG_WARNING("VECTRESET is not supported on this Cortex-M core, using SYSRESETREQ instead.");
1189 LOG_WARNING("Set 'cortex_m reset_config sysresetreq'.");
1192 LOG_DEBUG("Using Cortex-M %s", (reset_config
== CORTEX_M_RESET_SYSRESETREQ
)
1193 ? "SYSRESETREQ" : "VECTRESET");
1195 if (reset_config
== CORTEX_M_RESET_VECTRESET
) {
1196 LOG_WARNING("Only resetting the Cortex-M core, use a reset-init event "
1197 "handler to reset any peripherals or configure hardware srst support.");
1201 retval3
= mem_ap_write_atomic_u32(armv7m
->debug_ap
, NVIC_AIRCR
,
1202 AIRCR_VECTKEY
| ((reset_config
== CORTEX_M_RESET_SYSRESETREQ
)
1203 ? AIRCR_SYSRESETREQ
: AIRCR_VECTRESET
));
1204 if (retval3
!= ERROR_OK
)
1205 LOG_DEBUG("Ignoring AP write error right after reset");
1207 retval3
= dap_dp_init(armv7m
->debug_ap
->dap
);
1208 if (retval3
!= ERROR_OK
)
1209 LOG_ERROR("DP initialisation failed");
1212 /* I do not know why this is necessary, but it
1213 * fixes strange effects (step/resume cause NMI
1214 * after reset) on LM3S6918 -- Michael Schwingen
1217 mem_ap_read_atomic_u32(armv7m
->debug_ap
, NVIC_AIRCR
, &tmp
);
1221 target
->state
= TARGET_RESET
;
1224 register_cache_invalidate(cortex_m
->armv7m
.arm
.core_cache
);
1226 /* now return stored error code if any */
1227 if (retval
!= ERROR_OK
)
1230 if (target
->reset_halt
) {
1231 retval
= target_halt(target
);
1232 if (retval
!= ERROR_OK
)
1239 static int cortex_m_deassert_reset(struct target
*target
)
1241 struct armv7m_common
*armv7m
= &target_to_cm(target
)->armv7m
;
1243 LOG_DEBUG("target->state: %s",
1244 target_state_name(target
));
1246 /* deassert reset lines */
1247 adapter_deassert_reset();
1249 enum reset_types jtag_reset_config
= jtag_get_reset_config();
1251 if ((jtag_reset_config
& RESET_HAS_SRST
) &&
1252 !(jtag_reset_config
& RESET_SRST_NO_GATING
) &&
1253 target_was_examined(target
)) {
1254 int retval
= dap_dp_init(armv7m
->debug_ap
->dap
);
1255 if (retval
!= ERROR_OK
) {
1256 LOG_ERROR("DP initialisation failed");
1264 int cortex_m_set_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1268 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1269 struct cortex_m_fp_comparator
*comparator_list
= cortex_m
->fp_comparator_list
;
1271 if (breakpoint
->set
) {
1272 LOG_WARNING("breakpoint (BPID: %" PRIu32
") already set", breakpoint
->unique_id
);
1276 if (breakpoint
->type
== BKPT_HARD
) {
1277 uint32_t fpcr_value
;
1278 while (comparator_list
[fp_num
].used
&& (fp_num
< cortex_m
->fp_num_code
))
1280 if (fp_num
>= cortex_m
->fp_num_code
) {
1281 LOG_ERROR("Can not find free FPB Comparator!");
1282 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1284 breakpoint
->set
= fp_num
+ 1;
1285 fpcr_value
= breakpoint
->address
| 1;
1286 if (cortex_m
->fp_rev
== 0) {
1287 if (breakpoint
->address
> 0x1FFFFFFF) {
1288 LOG_ERROR("Cortex-M Flash Patch Breakpoint rev.1 cannot handle HW breakpoint above address 0x1FFFFFFE");
1292 hilo
= (breakpoint
->address
& 0x2) ? FPCR_REPLACE_BKPT_HIGH
: FPCR_REPLACE_BKPT_LOW
;
1293 fpcr_value
= (fpcr_value
& 0x1FFFFFFC) | hilo
| 1;
1294 } else if (cortex_m
->fp_rev
> 1) {
1295 LOG_ERROR("Unhandled Cortex-M Flash Patch Breakpoint architecture revision");
1298 comparator_list
[fp_num
].used
= true;
1299 comparator_list
[fp_num
].fpcr_value
= fpcr_value
;
1300 target_write_u32(target
, comparator_list
[fp_num
].fpcr_address
,
1301 comparator_list
[fp_num
].fpcr_value
);
1302 LOG_DEBUG("fpc_num %i fpcr_value 0x%" PRIx32
"",
1304 comparator_list
[fp_num
].fpcr_value
);
1305 if (!cortex_m
->fpb_enabled
) {
1306 LOG_DEBUG("FPB wasn't enabled, do it now");
1307 retval
= cortex_m_enable_fpb(target
);
1308 if (retval
!= ERROR_OK
) {
1309 LOG_ERROR("Failed to enable the FPB");
1313 cortex_m
->fpb_enabled
= true;
1315 } else if (breakpoint
->type
== BKPT_SOFT
) {
1318 /* NOTE: on ARMv6-M and ARMv7-M, BKPT(0xab) is used for
1319 * semihosting; don't use that. Otherwise the BKPT
1320 * parameter is arbitrary.
1322 buf_set_u32(code
, 0, 32, ARMV5_T_BKPT(0x11));
1323 retval
= target_read_memory(target
,
1324 breakpoint
->address
& 0xFFFFFFFE,
1325 breakpoint
->length
, 1,
1326 breakpoint
->orig_instr
);
1327 if (retval
!= ERROR_OK
)
1329 retval
= target_write_memory(target
,
1330 breakpoint
->address
& 0xFFFFFFFE,
1331 breakpoint
->length
, 1,
1333 if (retval
!= ERROR_OK
)
1335 breakpoint
->set
= true;
1338 LOG_DEBUG("BPID: %" PRIu32
", Type: %d, Address: " TARGET_ADDR_FMT
" Length: %d (set=%d)",
1339 breakpoint
->unique_id
,
1340 (int)(breakpoint
->type
),
1341 breakpoint
->address
,
1348 int cortex_m_unset_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1351 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1352 struct cortex_m_fp_comparator
*comparator_list
= cortex_m
->fp_comparator_list
;
1354 if (!breakpoint
->set
) {
1355 LOG_WARNING("breakpoint not set");
1359 LOG_DEBUG("BPID: %" PRIu32
", Type: %d, Address: " TARGET_ADDR_FMT
" Length: %d (set=%d)",
1360 breakpoint
->unique_id
,
1361 (int)(breakpoint
->type
),
1362 breakpoint
->address
,
1366 if (breakpoint
->type
== BKPT_HARD
) {
1367 int fp_num
= breakpoint
->set
- 1;
1368 if ((fp_num
< 0) || (fp_num
>= cortex_m
->fp_num_code
)) {
1369 LOG_DEBUG("Invalid FP Comparator number in breakpoint");
1372 comparator_list
[fp_num
].used
= false;
1373 comparator_list
[fp_num
].fpcr_value
= 0;
1374 target_write_u32(target
, comparator_list
[fp_num
].fpcr_address
,
1375 comparator_list
[fp_num
].fpcr_value
);
1377 /* restore original instruction (kept in target endianness) */
1378 retval
= target_write_memory(target
, breakpoint
->address
& 0xFFFFFFFE,
1379 breakpoint
->length
, 1,
1380 breakpoint
->orig_instr
);
1381 if (retval
!= ERROR_OK
)
1384 breakpoint
->set
= false;
1389 int cortex_m_add_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1391 if (breakpoint
->length
== 3) {
1392 LOG_DEBUG("Using a two byte breakpoint for 32bit Thumb-2 request");
1393 breakpoint
->length
= 2;
1396 if ((breakpoint
->length
!= 2)) {
1397 LOG_INFO("only breakpoints of two bytes length supported");
1398 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1401 return cortex_m_set_breakpoint(target
, breakpoint
);
1404 int cortex_m_remove_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1406 if (!breakpoint
->set
)
1409 return cortex_m_unset_breakpoint(target
, breakpoint
);
1412 static int cortex_m_set_watchpoint(struct target
*target
, struct watchpoint
*watchpoint
)
1415 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1417 /* REVISIT Don't fully trust these "not used" records ... users
1418 * may set up breakpoints by hand, e.g. dual-address data value
1419 * watchpoint using comparator #1; comparator #0 matching cycle
1420 * count; send data trace info through ITM and TPIU; etc
1422 struct cortex_m_dwt_comparator
*comparator
;
1424 for (comparator
= cortex_m
->dwt_comparator_list
;
1425 comparator
->used
&& dwt_num
< cortex_m
->dwt_num_comp
;
1426 comparator
++, dwt_num
++)
1428 if (dwt_num
>= cortex_m
->dwt_num_comp
) {
1429 LOG_ERROR("Can not find free DWT Comparator");
1432 comparator
->used
= true;
1433 watchpoint
->set
= dwt_num
+ 1;
1435 comparator
->comp
= watchpoint
->address
;
1436 target_write_u32(target
, comparator
->dwt_comparator_address
+ 0,
1439 if ((cortex_m
->dwt_devarch
& 0x1FFFFF) != DWT_DEVARCH_ARMV8M
) {
1440 uint32_t mask
= 0, temp
;
1442 /* watchpoint params were validated earlier */
1443 temp
= watchpoint
->length
;
1450 comparator
->mask
= mask
;
1451 target_write_u32(target
, comparator
->dwt_comparator_address
+ 4,
1454 switch (watchpoint
->rw
) {
1456 comparator
->function
= 5;
1459 comparator
->function
= 6;
1462 comparator
->function
= 7;
1466 uint32_t data_size
= watchpoint
->length
>> 1;
1467 comparator
->mask
= (watchpoint
->length
>> 1) | 1;
1469 switch (watchpoint
->rw
) {
1471 comparator
->function
= 4;
1474 comparator
->function
= 5;
1477 comparator
->function
= 6;
1480 comparator
->function
= comparator
->function
| (1 << 4) |
1484 target_write_u32(target
, comparator
->dwt_comparator_address
+ 8,
1485 comparator
->function
);
1487 LOG_DEBUG("Watchpoint (ID %d) DWT%d 0x%08x 0x%x 0x%05x",
1488 watchpoint
->unique_id
, dwt_num
,
1489 (unsigned) comparator
->comp
,
1490 (unsigned) comparator
->mask
,
1491 (unsigned) comparator
->function
);
1495 static int cortex_m_unset_watchpoint(struct target
*target
, struct watchpoint
*watchpoint
)
1497 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1498 struct cortex_m_dwt_comparator
*comparator
;
1501 if (!watchpoint
->set
) {
1502 LOG_WARNING("watchpoint (wpid: %d) not set",
1503 watchpoint
->unique_id
);
1507 dwt_num
= watchpoint
->set
- 1;
1509 LOG_DEBUG("Watchpoint (ID %d) DWT%d address: 0x%08x clear",
1510 watchpoint
->unique_id
, dwt_num
,
1511 (unsigned) watchpoint
->address
);
1513 if ((dwt_num
< 0) || (dwt_num
>= cortex_m
->dwt_num_comp
)) {
1514 LOG_DEBUG("Invalid DWT Comparator number in watchpoint");
1518 comparator
= cortex_m
->dwt_comparator_list
+ dwt_num
;
1519 comparator
->used
= false;
1520 comparator
->function
= 0;
1521 target_write_u32(target
, comparator
->dwt_comparator_address
+ 8,
1522 comparator
->function
);
1524 watchpoint
->set
= false;
1529 int cortex_m_add_watchpoint(struct target
*target
, struct watchpoint
*watchpoint
)
1531 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1533 if (cortex_m
->dwt_comp_available
< 1) {
1534 LOG_DEBUG("no comparators?");
1535 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1538 /* hardware doesn't support data value masking */
1539 if (watchpoint
->mask
!= ~(uint32_t)0) {
1540 LOG_DEBUG("watchpoint value masks not supported");
1541 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1544 /* hardware allows address masks of up to 32K */
1547 for (mask
= 0; mask
< 16; mask
++) {
1548 if ((1u << mask
) == watchpoint
->length
)
1552 LOG_DEBUG("unsupported watchpoint length");
1553 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1555 if (watchpoint
->address
& ((1 << mask
) - 1)) {
1556 LOG_DEBUG("watchpoint address is unaligned");
1557 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1560 /* Caller doesn't seem to be able to describe watching for data
1561 * values of zero; that flags "no value".
1563 * REVISIT This DWT may well be able to watch for specific data
1564 * values. Requires comparator #1 to set DATAVMATCH and match
1565 * the data, and another comparator (DATAVADDR0) matching addr.
1567 if (watchpoint
->value
) {
1568 LOG_DEBUG("data value watchpoint not YET supported");
1569 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1572 cortex_m
->dwt_comp_available
--;
1573 LOG_DEBUG("dwt_comp_available: %d", cortex_m
->dwt_comp_available
);
1578 int cortex_m_remove_watchpoint(struct target
*target
, struct watchpoint
*watchpoint
)
1580 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1582 /* REVISIT why check? DWT can be updated with core running ... */
1583 if (target
->state
!= TARGET_HALTED
) {
1584 LOG_WARNING("target not halted");
1585 return ERROR_TARGET_NOT_HALTED
;
1588 if (watchpoint
->set
)
1589 cortex_m_unset_watchpoint(target
, watchpoint
);
1591 cortex_m
->dwt_comp_available
++;
1592 LOG_DEBUG("dwt_comp_available: %d", cortex_m
->dwt_comp_available
);
1597 void cortex_m_enable_watchpoints(struct target
*target
)
1599 struct watchpoint
*watchpoint
= target
->watchpoints
;
1601 /* set any pending watchpoints */
1602 while (watchpoint
) {
1603 if (!watchpoint
->set
)
1604 cortex_m_set_watchpoint(target
, watchpoint
);
1605 watchpoint
= watchpoint
->next
;
1609 static int cortex_m_load_core_reg_u32(struct target
*target
,
1610 uint32_t regsel
, uint32_t *value
)
1615 case ARMV7M_REGSEL_R0
... ARMV7M_REGSEL_PSP
:
1616 /* read a normal core register */
1617 retval
= cortexm_dap_read_coreregister_u32(target
, value
, regsel
);
1619 if (retval
!= ERROR_OK
) {
1620 LOG_ERROR("JTAG failure %i", retval
);
1621 return ERROR_JTAG_DEVICE_ERROR
;
1623 LOG_DEBUG("load from core reg %" PRIu32
" value 0x%" PRIx32
"", regsel
, *value
);
1626 case ARMV7M_REGSEL_FPSCR
:
1627 /* Floating-point Status and Registers */
1628 retval
= target_write_u32(target
, DCB_DCRSR
, ARMV7M_REGSEL_FPSCR
);
1629 if (retval
!= ERROR_OK
)
1631 retval
= target_read_u32(target
, DCB_DCRDR
, value
);
1632 if (retval
!= ERROR_OK
)
1634 LOG_DEBUG("load from FPSCR value 0x%" PRIx32
, *value
);
1637 case ARMV7M_REGSEL_S0
... ARMV7M_REGSEL_S31
:
1638 /* Floating-point Status and Registers */
1639 retval
= target_write_u32(target
, DCB_DCRSR
, regsel
);
1640 if (retval
!= ERROR_OK
)
1642 retval
= target_read_u32(target
, DCB_DCRDR
, value
);
1643 if (retval
!= ERROR_OK
)
1645 LOG_DEBUG("load from FPU reg S%d value 0x%" PRIx32
,
1646 (int)(regsel
- ARMV7M_REGSEL_S0
), *value
);
1649 case ARMV7M_REGSEL_PMSK_BPRI_FLTMSK_CTRL
:
1650 retval
= cortexm_dap_read_coreregister_u32(target
, value
, ARMV7M_REGSEL_PMSK_BPRI_FLTMSK_CTRL
);
1651 if (retval
!= ERROR_OK
)
1654 LOG_DEBUG("load from special reg PRIMASK/BASEPRI/FAULTMASK/CONTROL value 0x%" PRIx32
, *value
);
1658 return ERROR_COMMAND_SYNTAX_ERROR
;
1664 static int cortex_m_store_core_reg_u32(struct target
*target
,
1665 uint32_t regsel
, uint32_t value
)
1668 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
1671 case ARMV7M_REGSEL_R0
... ARMV7M_REGSEL_PSP
:
1672 retval
= cortexm_dap_write_coreregister_u32(target
, value
, regsel
);
1673 if (retval
!= ERROR_OK
) {
1676 LOG_ERROR("JTAG failure");
1677 r
= armv7m
->arm
.core_cache
->reg_list
+ regsel
; /* TODO: don't use regsel as register index */
1678 r
->dirty
= r
->valid
;
1679 return ERROR_JTAG_DEVICE_ERROR
;
1681 LOG_DEBUG("write core reg %" PRIu32
" value 0x%" PRIx32
"", regsel
, value
);
1684 case ARMV7M_REGSEL_FPSCR
:
1685 /* Floating-point Status and Registers */
1686 retval
= target_write_u32(target
, DCB_DCRDR
, value
);
1687 if (retval
!= ERROR_OK
)
1689 retval
= target_write_u32(target
, DCB_DCRSR
, ARMV7M_REGSEL_FPSCR
| DCRSR_WnR
);
1690 if (retval
!= ERROR_OK
)
1692 LOG_DEBUG("write FPSCR value 0x%" PRIx32
, value
);
1695 case ARMV7M_REGSEL_S0
... ARMV7M_REGSEL_S31
:
1696 /* Floating-point Status and Registers */
1697 retval
= target_write_u32(target
, DCB_DCRDR
, value
);
1698 if (retval
!= ERROR_OK
)
1700 retval
= target_write_u32(target
, DCB_DCRSR
, regsel
| DCRSR_WnR
);
1701 if (retval
!= ERROR_OK
)
1703 LOG_DEBUG("write FPU reg S%d value 0x%" PRIx32
,
1704 (int)(regsel
- ARMV7M_REGSEL_S0
), value
);
1707 case ARMV7M_REGSEL_PMSK_BPRI_FLTMSK_CTRL
:
1708 cortexm_dap_write_coreregister_u32(target
, value
, ARMV7M_REGSEL_PMSK_BPRI_FLTMSK_CTRL
);
1710 LOG_DEBUG("write special reg PRIMASK/BASEPRI/FAULTMASK/CONTROL value 0x%" PRIx32
, value
);
1714 return ERROR_COMMAND_SYNTAX_ERROR
;
1720 static int cortex_m_read_memory(struct target
*target
, target_addr_t address
,
1721 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1723 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
1725 if (armv7m
->arm
.is_armv6m
) {
1726 /* armv6m does not handle unaligned memory access */
1727 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
1728 return ERROR_TARGET_UNALIGNED_ACCESS
;
1731 return mem_ap_read_buf(armv7m
->debug_ap
, buffer
, size
, count
, address
);
1734 static int cortex_m_write_memory(struct target
*target
, target_addr_t address
,
1735 uint32_t size
, uint32_t count
, const uint8_t *buffer
)
1737 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
1739 if (armv7m
->arm
.is_armv6m
) {
1740 /* armv6m does not handle unaligned memory access */
1741 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
1742 return ERROR_TARGET_UNALIGNED_ACCESS
;
1745 return mem_ap_write_buf(armv7m
->debug_ap
, buffer
, size
, count
, address
);
1748 static int cortex_m_init_target(struct command_context
*cmd_ctx
,
1749 struct target
*target
)
1751 armv7m_build_reg_cache(target
);
1752 arm_semihosting_init(target
);
1756 void cortex_m_deinit_target(struct target
*target
)
1758 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
1760 free(cortex_m
->fp_comparator_list
);
1762 cortex_m_dwt_free(target
);
1763 armv7m_free_reg_cache(target
);
1765 free(target
->private_config
);
1769 int cortex_m_profiling(struct target
*target
, uint32_t *samples
,
1770 uint32_t max_num_samples
, uint32_t *num_samples
, uint32_t seconds
)
1772 struct timeval timeout
, now
;
1773 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
1777 retval
= target_read_u32(target
, DWT_PCSR
, ®_value
);
1778 if (retval
!= ERROR_OK
) {
1779 LOG_ERROR("Error while reading PCSR");
1782 if (reg_value
== 0) {
1783 LOG_INFO("PCSR sampling not supported on this processor.");
1784 return target_profiling_default(target
, samples
, max_num_samples
, num_samples
, seconds
);
1787 gettimeofday(&timeout
, NULL
);
1788 timeval_add_time(&timeout
, seconds
, 0);
1790 LOG_INFO("Starting Cortex-M profiling. Sampling DWT_PCSR as fast as we can...");
1792 /* Make sure the target is running */
1793 target_poll(target
);
1794 if (target
->state
== TARGET_HALTED
)
1795 retval
= target_resume(target
, 1, 0, 0, 0);
1797 if (retval
!= ERROR_OK
) {
1798 LOG_ERROR("Error while resuming target");
1802 uint32_t sample_count
= 0;
1805 if (armv7m
&& armv7m
->debug_ap
) {
1806 uint32_t read_count
= max_num_samples
- sample_count
;
1807 if (read_count
> 1024)
1810 retval
= mem_ap_read_buf_noincr(armv7m
->debug_ap
,
1811 (void *)&samples
[sample_count
],
1812 4, read_count
, DWT_PCSR
);
1813 sample_count
+= read_count
;
1815 target_read_u32(target
, DWT_PCSR
, &samples
[sample_count
++]);
1818 if (retval
!= ERROR_OK
) {
1819 LOG_ERROR("Error while reading PCSR");
1824 gettimeofday(&now
, NULL
);
1825 if (sample_count
>= max_num_samples
|| timeval_compare(&now
, &timeout
) > 0) {
1826 LOG_INFO("Profiling completed. %" PRIu32
" samples.", sample_count
);
1831 *num_samples
= sample_count
;
1836 /* REVISIT cache valid/dirty bits are unmaintained. We could set "valid"
1837 * on r/w if the core is not running, and clear on resume or reset ... or
1838 * at least, in a post_restore_context() method.
1841 struct dwt_reg_state
{
1842 struct target
*target
;
1844 uint8_t value
[4]; /* scratch/cache */
1847 static int cortex_m_dwt_get_reg(struct reg
*reg
)
1849 struct dwt_reg_state
*state
= reg
->arch_info
;
1852 int retval
= target_read_u32(state
->target
, state
->addr
, &tmp
);
1853 if (retval
!= ERROR_OK
)
1856 buf_set_u32(state
->value
, 0, 32, tmp
);
1860 static int cortex_m_dwt_set_reg(struct reg
*reg
, uint8_t *buf
)
1862 struct dwt_reg_state
*state
= reg
->arch_info
;
1864 return target_write_u32(state
->target
, state
->addr
,
1865 buf_get_u32(buf
, 0, reg
->size
));
1874 static const struct dwt_reg dwt_base_regs
[] = {
1875 { DWT_CTRL
, "dwt_ctrl", 32, },
1876 /* NOTE that Erratum 532314 (fixed r2p0) affects CYCCNT: it wrongly
1877 * increments while the core is asleep.
1879 { DWT_CYCCNT
, "dwt_cyccnt", 32, },
1880 /* plus some 8 bit counters, useful for profiling with TPIU */
1883 static const struct dwt_reg dwt_comp
[] = {
1884 #define DWT_COMPARATOR(i) \
1885 { DWT_COMP0 + 0x10 * (i), "dwt_" #i "_comp", 32, }, \
1886 { DWT_MASK0 + 0x10 * (i), "dwt_" #i "_mask", 4, }, \
1887 { DWT_FUNCTION0 + 0x10 * (i), "dwt_" #i "_function", 32, }
1904 #undef DWT_COMPARATOR
1907 static const struct reg_arch_type dwt_reg_type
= {
1908 .get
= cortex_m_dwt_get_reg
,
1909 .set
= cortex_m_dwt_set_reg
,
1912 static void cortex_m_dwt_addreg(struct target
*t
, struct reg
*r
, const struct dwt_reg
*d
)
1914 struct dwt_reg_state
*state
;
1916 state
= calloc(1, sizeof(*state
));
1919 state
->addr
= d
->addr
;
1924 r
->value
= state
->value
;
1925 r
->arch_info
= state
;
1926 r
->type
= &dwt_reg_type
;
1929 static void cortex_m_dwt_setup(struct cortex_m_common
*cm
, struct target
*target
)
1932 struct reg_cache
*cache
;
1933 struct cortex_m_dwt_comparator
*comparator
;
1936 target_read_u32(target
, DWT_CTRL
, &dwtcr
);
1937 LOG_DEBUG("DWT_CTRL: 0x%" PRIx32
, dwtcr
);
1939 LOG_DEBUG("no DWT");
1943 target_read_u32(target
, DWT_DEVARCH
, &cm
->dwt_devarch
);
1944 LOG_DEBUG("DWT_DEVARCH: 0x%" PRIx32
, cm
->dwt_devarch
);
1946 cm
->dwt_num_comp
= (dwtcr
>> 28) & 0xF;
1947 cm
->dwt_comp_available
= cm
->dwt_num_comp
;
1948 cm
->dwt_comparator_list
= calloc(cm
->dwt_num_comp
,
1949 sizeof(struct cortex_m_dwt_comparator
));
1950 if (!cm
->dwt_comparator_list
) {
1952 cm
->dwt_num_comp
= 0;
1953 LOG_ERROR("out of mem");
1957 cache
= calloc(1, sizeof(*cache
));
1960 free(cm
->dwt_comparator_list
);
1963 cache
->name
= "Cortex-M DWT registers";
1964 cache
->num_regs
= 2 + cm
->dwt_num_comp
* 3;
1965 cache
->reg_list
= calloc(cache
->num_regs
, sizeof(*cache
->reg_list
));
1966 if (!cache
->reg_list
) {
1971 for (reg
= 0; reg
< 2; reg
++)
1972 cortex_m_dwt_addreg(target
, cache
->reg_list
+ reg
,
1973 dwt_base_regs
+ reg
);
1975 comparator
= cm
->dwt_comparator_list
;
1976 for (i
= 0; i
< cm
->dwt_num_comp
; i
++, comparator
++) {
1979 comparator
->dwt_comparator_address
= DWT_COMP0
+ 0x10 * i
;
1980 for (j
= 0; j
< 3; j
++, reg
++)
1981 cortex_m_dwt_addreg(target
, cache
->reg_list
+ reg
,
1982 dwt_comp
+ 3 * i
+ j
);
1984 /* make sure we clear any watchpoints enabled on the target */
1985 target_write_u32(target
, comparator
->dwt_comparator_address
+ 8, 0);
1988 *register_get_last_cache_p(&target
->reg_cache
) = cache
;
1989 cm
->dwt_cache
= cache
;
1991 LOG_DEBUG("DWT dwtcr 0x%" PRIx32
", comp %d, watch%s",
1992 dwtcr
, cm
->dwt_num_comp
,
1993 (dwtcr
& (0xf << 24)) ? " only" : "/trigger");
1995 /* REVISIT: if num_comp > 1, check whether comparator #1 can
1996 * implement single-address data value watchpoints ... so we
1997 * won't need to check it later, when asked to set one up.
2001 static void cortex_m_dwt_free(struct target
*target
)
2003 struct cortex_m_common
*cm
= target_to_cm(target
);
2004 struct reg_cache
*cache
= cm
->dwt_cache
;
2006 free(cm
->dwt_comparator_list
);
2007 cm
->dwt_comparator_list
= NULL
;
2008 cm
->dwt_num_comp
= 0;
2011 register_unlink_cache(&target
->reg_cache
, cache
);
2013 if (cache
->reg_list
) {
2014 for (size_t i
= 0; i
< cache
->num_regs
; i
++)
2015 free(cache
->reg_list
[i
].arch_info
);
2016 free(cache
->reg_list
);
2020 cm
->dwt_cache
= NULL
;
2023 #define MVFR0 0xe000ef40
2024 #define MVFR1 0xe000ef44
2026 #define MVFR0_DEFAULT_M4 0x10110021
2027 #define MVFR1_DEFAULT_M4 0x11000011
2029 #define MVFR0_DEFAULT_M7_SP 0x10110021
2030 #define MVFR0_DEFAULT_M7_DP 0x10110221
2031 #define MVFR1_DEFAULT_M7_SP 0x11000011
2032 #define MVFR1_DEFAULT_M7_DP 0x12000011
2034 static int cortex_m_find_mem_ap(struct adiv5_dap
*swjdp
,
2035 struct adiv5_ap
**debug_ap
)
2037 if (dap_find_ap(swjdp
, AP_TYPE_AHB3_AP
, debug_ap
) == ERROR_OK
)
2040 return dap_find_ap(swjdp
, AP_TYPE_AHB5_AP
, debug_ap
);
2043 int cortex_m_examine(struct target
*target
)
2046 uint32_t cpuid
, fpcr
, mvfr0
, mvfr1
;
2048 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
2049 struct adiv5_dap
*swjdp
= cortex_m
->armv7m
.arm
.dap
;
2050 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
2052 /* stlink shares the examine handler but does not support
2054 if (!armv7m
->stlink
) {
2055 if (cortex_m
->apsel
== DP_APSEL_INVALID
) {
2056 /* Search for the MEM-AP */
2057 retval
= cortex_m_find_mem_ap(swjdp
, &armv7m
->debug_ap
);
2058 if (retval
!= ERROR_OK
) {
2059 LOG_ERROR("Could not find MEM-AP to control the core");
2063 armv7m
->debug_ap
= dap_ap(swjdp
, cortex_m
->apsel
);
2066 /* Leave (only) generic DAP stuff for debugport_init(); */
2067 armv7m
->debug_ap
->memaccess_tck
= 8;
2069 retval
= mem_ap_init(armv7m
->debug_ap
);
2070 if (retval
!= ERROR_OK
)
2074 if (!target_was_examined(target
)) {
2075 target_set_examined(target
);
2077 /* Read from Device Identification Registers */
2078 retval
= target_read_u32(target
, CPUID
, &cpuid
);
2079 if (retval
!= ERROR_OK
)
2083 i
= (cpuid
>> 4) & 0xf;
2085 /* Check if it is an ARMv8-M core */
2086 armv7m
->arm
.is_armv8m
= true;
2088 switch (cpuid
& ARM_CPUID_PARTNO_MASK
) {
2089 case CORTEX_M23_PARTNO
:
2092 case CORTEX_M33_PARTNO
:
2095 case CORTEX_M35P_PARTNO
:
2098 case CORTEX_M55_PARTNO
:
2102 armv7m
->arm
.is_armv8m
= false;
2107 LOG_DEBUG("Cortex-M%d r%" PRId8
"p%" PRId8
" processor detected",
2108 i
, (uint8_t)((cpuid
>> 20) & 0xf), (uint8_t)((cpuid
>> 0) & 0xf));
2109 cortex_m
->maskints_erratum
= false;
2112 rev
= (cpuid
>> 20) & 0xf;
2113 patch
= (cpuid
>> 0) & 0xf;
2114 if ((rev
== 0) && (patch
< 2)) {
2115 LOG_WARNING("Silicon bug: single stepping may enter pending exception handler!");
2116 cortex_m
->maskints_erratum
= true;
2119 LOG_DEBUG("cpuid: 0x%8.8" PRIx32
"", cpuid
);
2121 /* VECTRESET is not supported on Cortex-M0, M0+ and M1 */
2122 cortex_m
->vectreset_supported
= i
> 1;
2125 target_read_u32(target
, MVFR0
, &mvfr0
);
2126 target_read_u32(target
, MVFR1
, &mvfr1
);
2128 /* test for floating point feature on Cortex-M4 */
2129 if ((mvfr0
== MVFR0_DEFAULT_M4
) && (mvfr1
== MVFR1_DEFAULT_M4
)) {
2130 LOG_DEBUG("Cortex-M%d floating point feature FPv4_SP found", i
);
2131 armv7m
->fp_feature
= FPv4_SP
;
2133 } else if (i
== 7 || i
== 33 || i
== 35 || i
== 55) {
2134 target_read_u32(target
, MVFR0
, &mvfr0
);
2135 target_read_u32(target
, MVFR1
, &mvfr1
);
2137 /* test for floating point features on Cortex-M7 */
2138 if ((mvfr0
== MVFR0_DEFAULT_M7_SP
) && (mvfr1
== MVFR1_DEFAULT_M7_SP
)) {
2139 LOG_DEBUG("Cortex-M%d floating point feature FPv5_SP found", i
);
2140 armv7m
->fp_feature
= FPv5_SP
;
2141 } else if ((mvfr0
== MVFR0_DEFAULT_M7_DP
) && (mvfr1
== MVFR1_DEFAULT_M7_DP
)) {
2142 LOG_DEBUG("Cortex-M%d floating point feature FPv5_DP found", i
);
2143 armv7m
->fp_feature
= FPv5_DP
;
2145 } else if (i
== 0) {
2146 /* Cortex-M0 does not support unaligned memory access */
2147 armv7m
->arm
.is_armv6m
= true;
2150 if (armv7m
->fp_feature
== FP_NONE
&&
2151 armv7m
->arm
.core_cache
->num_regs
> ARMV7M_NUM_CORE_REGS_NOFP
) {
2152 /* free unavailable FPU registers */
2155 for (idx
= ARMV7M_NUM_CORE_REGS_NOFP
;
2156 idx
< armv7m
->arm
.core_cache
->num_regs
;
2158 free(armv7m
->arm
.core_cache
->reg_list
[idx
].value
);
2159 free(armv7m
->arm
.core_cache
->reg_list
[idx
].feature
);
2160 free(armv7m
->arm
.core_cache
->reg_list
[idx
].reg_data_type
);
2162 armv7m
->arm
.core_cache
->num_regs
= ARMV7M_NUM_CORE_REGS_NOFP
;
2165 if (!armv7m
->stlink
) {
2166 if (i
== 3 || i
== 4)
2167 /* Cortex-M3/M4 have 4096 bytes autoincrement range,
2168 * s. ARM IHI 0031C: MEM-AP 7.2.2 */
2169 armv7m
->debug_ap
->tar_autoincr_block
= (1 << 12);
2171 /* Cortex-M7 has only 1024 bytes autoincrement range */
2172 armv7m
->debug_ap
->tar_autoincr_block
= (1 << 10);
2175 /* Enable debug requests */
2176 retval
= target_read_u32(target
, DCB_DHCSR
, &cortex_m
->dcb_dhcsr
);
2177 if (retval
!= ERROR_OK
)
2179 if (!(cortex_m
->dcb_dhcsr
& C_DEBUGEN
)) {
2180 uint32_t dhcsr
= (cortex_m
->dcb_dhcsr
| C_DEBUGEN
) & ~(C_HALT
| C_STEP
| C_MASKINTS
);
2182 retval
= target_write_u32(target
, DCB_DHCSR
, DBGKEY
| (dhcsr
& 0x0000FFFFUL
));
2183 if (retval
!= ERROR_OK
)
2185 cortex_m
->dcb_dhcsr
= dhcsr
;
2188 /* Configure trace modules */
2189 retval
= target_write_u32(target
, DCB_DEMCR
, TRCENA
| armv7m
->demcr
);
2190 if (retval
!= ERROR_OK
)
2193 if (armv7m
->trace_config
.config_type
!= TRACE_CONFIG_TYPE_DISABLED
) {
2194 armv7m_trace_tpiu_config(target
);
2195 armv7m_trace_itm_config(target
);
2198 /* NOTE: FPB and DWT are both optional. */
2201 target_read_u32(target
, FP_CTRL
, &fpcr
);
2202 /* bits [14:12] and [7:4] */
2203 cortex_m
->fp_num_code
= ((fpcr
>> 8) & 0x70) | ((fpcr
>> 4) & 0xF);
2204 cortex_m
->fp_num_lit
= (fpcr
>> 8) & 0xF;
2205 /* Detect flash patch revision, see RM DDI 0403E.b page C1-817.
2206 Revision is zero base, fp_rev == 1 means Rev.2 ! */
2207 cortex_m
->fp_rev
= (fpcr
>> 28) & 0xf;
2208 free(cortex_m
->fp_comparator_list
);
2209 cortex_m
->fp_comparator_list
= calloc(
2210 cortex_m
->fp_num_code
+ cortex_m
->fp_num_lit
,
2211 sizeof(struct cortex_m_fp_comparator
));
2212 cortex_m
->fpb_enabled
= fpcr
& 1;
2213 for (i
= 0; i
< cortex_m
->fp_num_code
+ cortex_m
->fp_num_lit
; i
++) {
2214 cortex_m
->fp_comparator_list
[i
].type
=
2215 (i
< cortex_m
->fp_num_code
) ? FPCR_CODE
: FPCR_LITERAL
;
2216 cortex_m
->fp_comparator_list
[i
].fpcr_address
= FP_COMP0
+ 4 * i
;
2218 /* make sure we clear any breakpoints enabled on the target */
2219 target_write_u32(target
, cortex_m
->fp_comparator_list
[i
].fpcr_address
, 0);
2221 LOG_DEBUG("FPB fpcr 0x%" PRIx32
", numcode %i, numlit %i",
2223 cortex_m
->fp_num_code
,
2224 cortex_m
->fp_num_lit
);
2227 cortex_m_dwt_free(target
);
2228 cortex_m_dwt_setup(cortex_m
, target
);
2230 /* These hardware breakpoints only work for code in flash! */
2231 LOG_INFO("%s: hardware has %d breakpoints, %d watchpoints",
2232 target_name(target
),
2233 cortex_m
->fp_num_code
,
2234 cortex_m
->dwt_num_comp
);
2240 static int cortex_m_dcc_read(struct target
*target
, uint8_t *value
, uint8_t *ctrl
)
2242 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
2247 retval
= mem_ap_read_buf_noincr(armv7m
->debug_ap
, buf
, 2, 1, DCB_DCRDR
);
2248 if (retval
!= ERROR_OK
)
2251 dcrdr
= target_buffer_get_u16(target
, buf
);
2252 *ctrl
= (uint8_t)dcrdr
;
2253 *value
= (uint8_t)(dcrdr
>> 8);
2255 LOG_DEBUG("data 0x%x ctrl 0x%x", *value
, *ctrl
);
2257 /* write ack back to software dcc register
2258 * signify we have read data */
2259 if (dcrdr
& (1 << 0)) {
2260 target_buffer_set_u16(target
, buf
, 0);
2261 retval
= mem_ap_write_buf_noincr(armv7m
->debug_ap
, buf
, 2, 1, DCB_DCRDR
);
2262 if (retval
!= ERROR_OK
)
2269 static int cortex_m_target_request_data(struct target
*target
,
2270 uint32_t size
, uint8_t *buffer
)
2276 for (i
= 0; i
< (size
* 4); i
++) {
2277 int retval
= cortex_m_dcc_read(target
, &data
, &ctrl
);
2278 if (retval
!= ERROR_OK
)
2286 static int cortex_m_handle_target_request(void *priv
)
2288 struct target
*target
= priv
;
2289 if (!target_was_examined(target
))
2292 if (!target
->dbg_msg_enabled
)
2295 if (target
->state
== TARGET_RUNNING
) {
2300 retval
= cortex_m_dcc_read(target
, &data
, &ctrl
);
2301 if (retval
!= ERROR_OK
)
2304 /* check if we have data */
2305 if (ctrl
& (1 << 0)) {
2308 /* we assume target is quick enough */
2310 for (int i
= 1; i
<= 3; i
++) {
2311 retval
= cortex_m_dcc_read(target
, &data
, &ctrl
);
2312 if (retval
!= ERROR_OK
)
2314 request
|= ((uint32_t)data
<< (i
* 8));
2316 target_request(target
, request
);
2323 static int cortex_m_init_arch_info(struct target
*target
,
2324 struct cortex_m_common
*cortex_m
, struct adiv5_dap
*dap
)
2326 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
2328 armv7m_init_arch_info(target
, armv7m
);
2330 /* default reset mode is to use srst if fitted
2331 * if not it will use CORTEX_M3_RESET_VECTRESET */
2332 cortex_m
->soft_reset_config
= CORTEX_M_RESET_VECTRESET
;
2334 armv7m
->arm
.dap
= dap
;
2336 /* register arch-specific functions */
2337 armv7m
->examine_debug_reason
= cortex_m_examine_debug_reason
;
2339 armv7m
->post_debug_entry
= NULL
;
2341 armv7m
->pre_restore_context
= NULL
;
2343 armv7m
->load_core_reg_u32
= cortex_m_load_core_reg_u32
;
2344 armv7m
->store_core_reg_u32
= cortex_m_store_core_reg_u32
;
2346 target_register_timer_callback(cortex_m_handle_target_request
, 1,
2347 TARGET_TIMER_TYPE_PERIODIC
, target
);
2352 static int cortex_m_target_create(struct target
*target
, Jim_Interp
*interp
)
2354 struct adiv5_private_config
*pc
;
2356 pc
= (struct adiv5_private_config
*)target
->private_config
;
2357 if (adiv5_verify_config(pc
) != ERROR_OK
)
2360 struct cortex_m_common
*cortex_m
= calloc(1, sizeof(struct cortex_m_common
));
2361 if (cortex_m
== NULL
) {
2362 LOG_ERROR("No memory creating target");
2366 cortex_m
->common_magic
= CORTEX_M_COMMON_MAGIC
;
2367 cortex_m
->apsel
= pc
->ap_num
;
2369 cortex_m_init_arch_info(target
, cortex_m
, pc
->dap
);
2374 /*--------------------------------------------------------------------------*/
2376 static int cortex_m_verify_pointer(struct command_invocation
*cmd
,
2377 struct cortex_m_common
*cm
)
2379 if (cm
->common_magic
!= CORTEX_M_COMMON_MAGIC
) {
2380 command_print(cmd
, "target is not a Cortex-M");
2381 return ERROR_TARGET_INVALID
;
2387 * Only stuff below this line should need to verify that its target
2388 * is a Cortex-M3. Everything else should have indirected through the
2389 * cortexm3_target structure, which is only used with CM3 targets.
2392 COMMAND_HANDLER(handle_cortex_m_vector_catch_command
)
2394 struct target
*target
= get_current_target(CMD_CTX
);
2395 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
2396 struct armv7m_common
*armv7m
= &cortex_m
->armv7m
;
2400 static const struct {
2404 { "hard_err", VC_HARDERR
, },
2405 { "int_err", VC_INTERR
, },
2406 { "bus_err", VC_BUSERR
, },
2407 { "state_err", VC_STATERR
, },
2408 { "chk_err", VC_CHKERR
, },
2409 { "nocp_err", VC_NOCPERR
, },
2410 { "mm_err", VC_MMERR
, },
2411 { "reset", VC_CORERESET
, },
2414 retval
= cortex_m_verify_pointer(CMD
, cortex_m
);
2415 if (retval
!= ERROR_OK
)
2418 if (!target_was_examined(target
)) {
2419 LOG_ERROR("Target not examined yet");
2423 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DEMCR
, &demcr
);
2424 if (retval
!= ERROR_OK
)
2430 if (CMD_ARGC
== 1) {
2431 if (strcmp(CMD_ARGV
[0], "all") == 0) {
2432 catch = VC_HARDERR
| VC_INTERR
| VC_BUSERR
2433 | VC_STATERR
| VC_CHKERR
| VC_NOCPERR
2434 | VC_MMERR
| VC_CORERESET
;
2436 } else if (strcmp(CMD_ARGV
[0], "none") == 0)
2439 while (CMD_ARGC
-- > 0) {
2441 for (i
= 0; i
< ARRAY_SIZE(vec_ids
); i
++) {
2442 if (strcmp(CMD_ARGV
[CMD_ARGC
], vec_ids
[i
].name
) != 0)
2444 catch |= vec_ids
[i
].mask
;
2447 if (i
== ARRAY_SIZE(vec_ids
)) {
2448 LOG_ERROR("No CM3 vector '%s'", CMD_ARGV
[CMD_ARGC
]);
2449 return ERROR_COMMAND_SYNTAX_ERROR
;
2453 /* For now, armv7m->demcr only stores vector catch flags. */
2454 armv7m
->demcr
= catch;
2459 /* write, but don't assume it stuck (why not??) */
2460 retval
= mem_ap_write_u32(armv7m
->debug_ap
, DCB_DEMCR
, demcr
);
2461 if (retval
!= ERROR_OK
)
2463 retval
= mem_ap_read_atomic_u32(armv7m
->debug_ap
, DCB_DEMCR
, &demcr
);
2464 if (retval
!= ERROR_OK
)
2467 /* FIXME be sure to clear DEMCR on clean server shutdown.
2468 * Otherwise the vector catch hardware could fire when there's
2469 * no debugger hooked up, causing much confusion...
2473 for (unsigned i
= 0; i
< ARRAY_SIZE(vec_ids
); i
++) {
2474 command_print(CMD
, "%9s: %s", vec_ids
[i
].name
,
2475 (demcr
& vec_ids
[i
].mask
) ? "catch" : "ignore");
2481 COMMAND_HANDLER(handle_cortex_m_mask_interrupts_command
)
2483 struct target
*target
= get_current_target(CMD_CTX
);
2484 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
2487 static const Jim_Nvp nvp_maskisr_modes
[] = {
2488 { .name
= "auto", .value
= CORTEX_M_ISRMASK_AUTO
},
2489 { .name
= "off", .value
= CORTEX_M_ISRMASK_OFF
},
2490 { .name
= "on", .value
= CORTEX_M_ISRMASK_ON
},
2491 { .name
= "steponly", .value
= CORTEX_M_ISRMASK_STEPONLY
},
2492 { .name
= NULL
, .value
= -1 },
2497 retval
= cortex_m_verify_pointer(CMD
, cortex_m
);
2498 if (retval
!= ERROR_OK
)
2501 if (target
->state
!= TARGET_HALTED
) {
2502 command_print(CMD
, "target must be stopped for \"%s\" command", CMD_NAME
);
2507 n
= Jim_Nvp_name2value_simple(nvp_maskisr_modes
, CMD_ARGV
[0]);
2508 if (n
->name
== NULL
)
2509 return ERROR_COMMAND_SYNTAX_ERROR
;
2510 cortex_m
->isrmasking_mode
= n
->value
;
2511 cortex_m_set_maskints_for_halt(target
);
2514 n
= Jim_Nvp_value2name_simple(nvp_maskisr_modes
, cortex_m
->isrmasking_mode
);
2515 command_print(CMD
, "cortex_m interrupt mask %s", n
->name
);
2520 COMMAND_HANDLER(handle_cortex_m_reset_config_command
)
2522 struct target
*target
= get_current_target(CMD_CTX
);
2523 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
2527 retval
= cortex_m_verify_pointer(CMD
, cortex_m
);
2528 if (retval
!= ERROR_OK
)
2532 if (strcmp(*CMD_ARGV
, "sysresetreq") == 0)
2533 cortex_m
->soft_reset_config
= CORTEX_M_RESET_SYSRESETREQ
;
2535 else if (strcmp(*CMD_ARGV
, "vectreset") == 0) {
2536 if (target_was_examined(target
)
2537 && !cortex_m
->vectreset_supported
)
2538 LOG_WARNING("VECTRESET is not supported on your Cortex-M core!");
2540 cortex_m
->soft_reset_config
= CORTEX_M_RESET_VECTRESET
;
2543 return ERROR_COMMAND_SYNTAX_ERROR
;
2546 switch (cortex_m
->soft_reset_config
) {
2547 case CORTEX_M_RESET_SYSRESETREQ
:
2548 reset_config
= "sysresetreq";
2551 case CORTEX_M_RESET_VECTRESET
:
2552 reset_config
= "vectreset";
2556 reset_config
= "unknown";
2560 command_print(CMD
, "cortex_m reset_config %s", reset_config
);
2565 static const struct command_registration cortex_m_exec_command_handlers
[] = {
2568 .handler
= handle_cortex_m_mask_interrupts_command
,
2569 .mode
= COMMAND_EXEC
,
2570 .help
= "mask cortex_m interrupts",
2571 .usage
= "['auto'|'on'|'off'|'steponly']",
2574 .name
= "vector_catch",
2575 .handler
= handle_cortex_m_vector_catch_command
,
2576 .mode
= COMMAND_EXEC
,
2577 .help
= "configure hardware vectors to trigger debug entry",
2578 .usage
= "['all'|'none'|('bus_err'|'chk_err'|...)*]",
2581 .name
= "reset_config",
2582 .handler
= handle_cortex_m_reset_config_command
,
2583 .mode
= COMMAND_ANY
,
2584 .help
= "configure software reset handling",
2585 .usage
= "['sysresetreq'|'vectreset']",
2587 COMMAND_REGISTRATION_DONE
2589 static const struct command_registration cortex_m_command_handlers
[] = {
2591 .chain
= armv7m_command_handlers
,
2594 .chain
= armv7m_trace_command_handlers
,
2598 .mode
= COMMAND_EXEC
,
2599 .help
= "Cortex-M command group",
2601 .chain
= cortex_m_exec_command_handlers
,
2603 COMMAND_REGISTRATION_DONE
2606 struct target_type cortexm_target
= {
2608 .deprecated_name
= "cortex_m3",
2610 .poll
= cortex_m_poll
,
2611 .arch_state
= armv7m_arch_state
,
2613 .target_request_data
= cortex_m_target_request_data
,
2615 .halt
= cortex_m_halt
,
2616 .resume
= cortex_m_resume
,
2617 .step
= cortex_m_step
,
2619 .assert_reset
= cortex_m_assert_reset
,
2620 .deassert_reset
= cortex_m_deassert_reset
,
2621 .soft_reset_halt
= cortex_m_soft_reset_halt
,
2623 .get_gdb_arch
= arm_get_gdb_arch
,
2624 .get_gdb_reg_list
= armv7m_get_gdb_reg_list
,
2626 .read_memory
= cortex_m_read_memory
,
2627 .write_memory
= cortex_m_write_memory
,
2628 .checksum_memory
= armv7m_checksum_memory
,
2629 .blank_check_memory
= armv7m_blank_check_memory
,
2631 .run_algorithm
= armv7m_run_algorithm
,
2632 .start_algorithm
= armv7m_start_algorithm
,
2633 .wait_algorithm
= armv7m_wait_algorithm
,
2635 .add_breakpoint
= cortex_m_add_breakpoint
,
2636 .remove_breakpoint
= cortex_m_remove_breakpoint
,
2637 .add_watchpoint
= cortex_m_add_watchpoint
,
2638 .remove_watchpoint
= cortex_m_remove_watchpoint
,
2640 .commands
= cortex_m_command_handlers
,
2641 .target_create
= cortex_m_target_create
,
2642 .target_jim_configure
= adiv5_jim_configure
,
2643 .init_target
= cortex_m_init_target
,
2644 .examine
= cortex_m_examine
,
2645 .deinit_target
= cortex_m_deinit_target
,
2647 .profiling
= cortex_m_profiling
,