1 /***************************************************************************
2 * Copyright (C) 2011 by Mathias Kuester *
3 * Mathias Kuester <kesmtp@freenet.de> *
5 * Copyright (C) 2011 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * revised: 4/25/13 by brent@mbari.org [DCC target request support] *
10 * This program is free software; you can redistribute it and/or modify *
11 * it under the terms of the GNU General Public License as published by *
12 * the Free Software Foundation; either version 2 of the License, or *
13 * (at your option) any later version. *
15 * This program is distributed in the hope that it will be useful, *
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
18 * GNU General Public License for more details. *
20 * You should have received a copy of the GNU General Public License *
21 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
22 ***************************************************************************/
28 #include "jtag/jtag.h"
29 #include "jtag/hla/hla_transport.h"
30 #include "jtag/hla/hla_interface.h"
31 #include "jtag/hla/hla_layout.h"
33 #include "algorithm.h"
35 #include "breakpoints.h"
36 #include "target_type.h"
39 #include "arm_semihosting.h"
40 #include "target_request.h"
42 #define savedDCRDR dbgbase /* FIXME: using target->dbgbase to preserve DCRDR */
44 #define ARMV7M_SCS_DCRSR DCB_DCRSR
45 #define ARMV7M_SCS_DCRDR DCB_DCRDR
47 static inline struct hl_interface_s
*target_to_adapter(struct target
*target
)
49 return target
->tap
->priv
;
52 static int adapter_load_core_reg_u32(struct target
*target
,
53 uint32_t num
, uint32_t *value
)
56 struct hl_interface_s
*adapter
= target_to_adapter(target
);
58 LOG_DEBUG("%s", __func__
);
60 /* NOTE: we "know" here that the register identifiers used
61 * in the v7m header match the Cortex-M3 Debug Core Register
62 * Selector values for R0..R15, xPSR, MSP, and PSP.
66 /* read a normal core register */
67 retval
= adapter
->layout
->api
->read_reg(adapter
->handle
, num
, value
);
69 if (retval
!= ERROR_OK
) {
70 LOG_ERROR("JTAG failure %i", retval
);
71 return ERROR_JTAG_DEVICE_ERROR
;
73 LOG_DEBUG("load from core reg %i value 0x%" PRIx32
"", (int)num
, *value
);
77 /* Floating-point Status and Registers */
78 retval
= target_write_u32(target
, ARMV7M_SCS_DCRSR
, 33);
79 if (retval
!= ERROR_OK
)
81 retval
= target_read_u32(target
, ARMV7M_SCS_DCRDR
, value
);
82 if (retval
!= ERROR_OK
)
84 LOG_DEBUG("load from FPSCR value 0x%" PRIx32
, *value
);
87 case ARMV7M_S0
... ARMV7M_S31
:
88 /* Floating-point Status and Registers */
89 retval
= target_write_u32(target
, ARMV7M_SCS_DCRSR
, num
-ARMV7M_S0
+64);
90 if (retval
!= ERROR_OK
)
92 retval
= target_read_u32(target
, ARMV7M_SCS_DCRDR
, value
);
93 if (retval
!= ERROR_OK
)
95 LOG_DEBUG("load from FPU reg S%d value 0x%" PRIx32
,
96 (int)(num
- ARMV7M_S0
), *value
);
101 case ARMV7M_FAULTMASK
:
103 /* Cortex-M3 packages these four registers as bitfields
104 * in one Debug Core register. So say r0 and r2 docs;
105 * it was removed from r1 docs, but still works.
107 retval
= adapter
->layout
->api
->read_reg(adapter
->handle
, 20, value
);
108 if (retval
!= ERROR_OK
)
113 *value
= buf_get_u32((uint8_t *) value
, 0, 1);
117 *value
= buf_get_u32((uint8_t *) value
, 8, 8);
120 case ARMV7M_FAULTMASK
:
121 *value
= buf_get_u32((uint8_t *) value
, 16, 1);
125 *value
= buf_get_u32((uint8_t *) value
, 24, 2);
129 LOG_DEBUG("load from special reg %i value 0x%" PRIx32
"",
134 return ERROR_COMMAND_SYNTAX_ERROR
;
140 static int adapter_store_core_reg_u32(struct target
*target
,
141 uint32_t num
, uint32_t value
)
145 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
146 struct hl_interface_s
*adapter
= target_to_adapter(target
);
148 LOG_DEBUG("%s", __func__
);
150 /* NOTE: we "know" here that the register identifiers used
151 * in the v7m header match the Cortex-M3 Debug Core Register
152 * Selector values for R0..R15, xPSR, MSP, and PSP.
156 retval
= adapter
->layout
->api
->write_reg(adapter
->handle
, num
, value
);
158 if (retval
!= ERROR_OK
) {
161 LOG_ERROR("JTAG failure");
162 r
= armv7m
->arm
.core_cache
->reg_list
+ num
;
164 return ERROR_JTAG_DEVICE_ERROR
;
166 LOG_DEBUG("write core reg %i value 0x%" PRIx32
"", (int)num
, value
);
170 /* Floating-point Status and Registers */
171 retval
= target_write_u32(target
, ARMV7M_SCS_DCRDR
, value
);
172 if (retval
!= ERROR_OK
)
174 retval
= target_write_u32(target
, ARMV7M_SCS_DCRSR
, 33 | (1<<16));
175 if (retval
!= ERROR_OK
)
177 LOG_DEBUG("write FPSCR value 0x%" PRIx32
, value
);
180 case ARMV7M_S0
... ARMV7M_S31
:
181 /* Floating-point Status and Registers */
182 retval
= target_write_u32(target
, ARMV7M_SCS_DCRDR
, value
);
183 if (retval
!= ERROR_OK
)
185 retval
= target_write_u32(target
, ARMV7M_SCS_DCRSR
, (num
-ARMV7M_S0
+64) | (1<<16));
186 if (retval
!= ERROR_OK
)
188 LOG_DEBUG("write FPU reg S%d value 0x%" PRIx32
,
189 (int)(num
- ARMV7M_S0
), value
);
194 case ARMV7M_FAULTMASK
:
196 /* Cortex-M3 packages these four registers as bitfields
197 * in one Debug Core register. So say r0 and r2 docs;
198 * it was removed from r1 docs, but still works.
201 adapter
->layout
->api
->read_reg(adapter
->handle
, 20, ®
);
205 buf_set_u32((uint8_t *) ®
, 0, 1, value
);
209 buf_set_u32((uint8_t *) ®
, 8, 8, value
);
212 case ARMV7M_FAULTMASK
:
213 buf_set_u32((uint8_t *) ®
, 16, 1, value
);
217 buf_set_u32((uint8_t *) ®
, 24, 2, value
);
221 adapter
->layout
->api
->write_reg(adapter
->handle
, 20, reg
);
223 LOG_DEBUG("write special reg %i value 0x%" PRIx32
" ", (int)num
, value
);
227 return ERROR_COMMAND_SYNTAX_ERROR
;
233 static int adapter_examine_debug_reason(struct target
*target
)
235 if ((target
->debug_reason
!= DBG_REASON_DBGRQ
)
236 && (target
->debug_reason
!= DBG_REASON_SINGLESTEP
)) {
237 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
243 static int hl_dcc_read(struct hl_interface_s
*hl_if
, uint8_t *value
, uint8_t *ctrl
)
246 int retval
= hl_if
->layout
->api
->read_mem(hl_if
->handle
,
247 DCB_DCRDR
, 1, sizeof(dcrdr
), (uint8_t *)&dcrdr
);
248 if (retval
== ERROR_OK
) {
249 *ctrl
= (uint8_t)dcrdr
;
250 *value
= (uint8_t)(dcrdr
>> 8);
252 LOG_DEBUG("data 0x%x ctrl 0x%x", *value
, *ctrl
);
255 /* write ack back to software dcc register
256 * to signify we have read data */
257 /* atomically clear just the byte containing the busy bit */
258 static const uint8_t zero
;
259 retval
= hl_if
->layout
->api
->write_mem(hl_if
->handle
, DCB_DCRDR
, 1, 1, &zero
);
265 static int hl_target_request_data(struct target
*target
,
266 uint32_t size
, uint8_t *buffer
)
268 struct hl_interface_s
*hl_if
= target_to_adapter(target
);
273 for (i
= 0; i
< (size
* 4); i
++) {
274 int err
= hl_dcc_read(hl_if
, &data
, &ctrl
);
284 static int hl_handle_target_request(void *priv
)
286 struct target
*target
= priv
;
289 if (!target_was_examined(target
))
291 struct hl_interface_s
*hl_if
= target_to_adapter(target
);
293 if (!target
->dbg_msg_enabled
)
296 if (target
->state
== TARGET_RUNNING
) {
300 err
= hl_dcc_read(hl_if
, &data
, &ctrl
);
304 /* check if we have data */
305 if (ctrl
& (1 << 0)) {
308 /* we assume target is quick enough */
310 err
= hl_dcc_read(hl_if
, &data
, &ctrl
);
314 request
|= (data
<< 8);
315 err
= hl_dcc_read(hl_if
, &data
, &ctrl
);
319 request
|= (data
<< 16);
320 err
= hl_dcc_read(hl_if
, &data
, &ctrl
);
324 request
|= (data
<< 24);
325 target_request(target
, request
);
332 static int adapter_init_arch_info(struct target
*target
,
333 struct cortex_m_common
*cortex_m
,
334 struct jtag_tap
*tap
)
336 struct armv7m_common
*armv7m
;
338 LOG_DEBUG("%s", __func__
);
340 armv7m
= &cortex_m
->armv7m
;
341 armv7m_init_arch_info(target
, armv7m
);
343 armv7m
->load_core_reg_u32
= adapter_load_core_reg_u32
;
344 armv7m
->store_core_reg_u32
= adapter_store_core_reg_u32
;
346 armv7m
->examine_debug_reason
= adapter_examine_debug_reason
;
347 armv7m
->stlink
= true;
349 target_register_timer_callback(hl_handle_target_request
, 1, 1, target
);
354 static int adapter_init_target(struct command_context
*cmd_ctx
,
355 struct target
*target
)
357 LOG_DEBUG("%s", __func__
);
359 armv7m_build_reg_cache(target
);
360 arm_semihosting_init(target
);
364 static int adapter_target_create(struct target
*target
,
367 LOG_DEBUG("%s", __func__
);
369 struct cortex_m_common
*cortex_m
= calloc(1, sizeof(struct cortex_m_common
));
372 return ERROR_COMMAND_SYNTAX_ERROR
;
374 adapter_init_arch_info(target
, cortex_m
, target
->tap
);
379 static int adapter_load_context(struct target
*target
)
381 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
382 int num_regs
= armv7m
->arm
.core_cache
->num_regs
;
384 for (int i
= 0; i
< num_regs
; i
++) {
386 struct reg
*r
= &armv7m
->arm
.core_cache
->reg_list
[i
];
388 armv7m
->arm
.read_core_reg(target
, r
, i
, ARM_MODE_ANY
);
394 static int adapter_debug_entry(struct target
*target
)
396 struct hl_interface_s
*adapter
= target_to_adapter(target
);
397 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
398 struct arm
*arm
= &armv7m
->arm
;
403 /* preserve the DCRDR across halts */
404 retval
= target_read_u32(target
, DCB_DCRDR
, &target
->savedDCRDR
);
405 if (retval
!= ERROR_OK
)
408 retval
= armv7m
->examine_debug_reason(target
);
409 if (retval
!= ERROR_OK
)
412 adapter_load_context(target
);
414 /* make sure we clear the vector catch bit */
415 adapter
->layout
->api
->write_debug_reg(adapter
->handle
, DCB_DEMCR
, TRCENA
);
418 xPSR
= buf_get_u32(r
->value
, 0, 32);
420 /* Are we in an exception handler */
422 armv7m
->exception_number
= (xPSR
& 0x1FF);
424 arm
->core_mode
= ARM_MODE_HANDLER
;
425 arm
->map
= armv7m_msp_reg_map
;
427 unsigned control
= buf_get_u32(arm
->core_cache
428 ->reg_list
[ARMV7M_CONTROL
].value
, 0, 2);
430 /* is this thread privileged? */
431 arm
->core_mode
= control
& 1
432 ? ARM_MODE_USER_THREAD
435 /* which stack is it using? */
437 arm
->map
= armv7m_psp_reg_map
;
439 arm
->map
= armv7m_msp_reg_map
;
441 armv7m
->exception_number
= 0;
444 LOG_DEBUG("entered debug state in core mode: %s at PC 0x%08" PRIx32
", target->state: %s",
445 arm_mode_name(arm
->core_mode
),
446 buf_get_u32(arm
->pc
->value
, 0, 32),
447 target_state_name(target
));
452 static int adapter_poll(struct target
*target
)
454 enum target_state state
;
455 struct hl_interface_s
*adapter
= target_to_adapter(target
);
456 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
457 enum target_state prev_target_state
= target
->state
;
459 state
= adapter
->layout
->api
->state(adapter
->handle
);
461 if (state
== TARGET_UNKNOWN
) {
462 LOG_ERROR("jtag status contains invalid mode value - communication failure");
463 return ERROR_TARGET_FAILURE
;
466 if (prev_target_state
== state
)
469 target
->state
= state
;
471 if (state
== TARGET_HALTED
) {
473 int retval
= adapter_debug_entry(target
);
474 if (retval
!= ERROR_OK
)
477 if (prev_target_state
== TARGET_DEBUG_RUNNING
) {
478 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_HALTED
);
480 if (arm_semihosting(target
, &retval
) != 0)
483 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
486 LOG_DEBUG("halted: PC: 0x%08" PRIx32
, buf_get_u32(armv7m
->arm
.pc
->value
, 0, 32));
492 static int adapter_assert_reset(struct target
*target
)
495 struct hl_interface_s
*adapter
= target_to_adapter(target
);
496 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
497 bool use_srst_fallback
= true;
499 LOG_DEBUG("%s", __func__
);
501 enum reset_types jtag_reset_config
= jtag_get_reset_config();
503 bool srst_asserted
= false;
505 if ((jtag_reset_config
& RESET_HAS_SRST
) &&
506 (jtag_reset_config
& RESET_SRST_NO_GATING
)) {
507 jtag_add_reset(0, 1);
508 res
= adapter
->layout
->api
->assert_srst(adapter
->handle
, 0);
509 srst_asserted
= true;
512 adapter
->layout
->api
->write_debug_reg(adapter
->handle
, DCB_DHCSR
, DBGKEY
|C_DEBUGEN
);
514 /* only set vector catch if halt is requested */
515 if (target
->reset_halt
)
516 adapter
->layout
->api
->write_debug_reg(adapter
->handle
, DCB_DEMCR
, TRCENA
|VC_CORERESET
);
518 adapter
->layout
->api
->write_debug_reg(adapter
->handle
, DCB_DEMCR
, TRCENA
);
520 if (jtag_reset_config
& RESET_HAS_SRST
) {
521 if (!srst_asserted
) {
522 jtag_add_reset(0, 1);
523 res
= adapter
->layout
->api
->assert_srst(adapter
->handle
, 0);
525 if (res
== ERROR_COMMAND_NOTFOUND
)
526 LOG_ERROR("Hardware srst not supported, falling back to software reset");
527 else if (res
== ERROR_OK
) {
528 /* hardware srst supported */
529 use_srst_fallback
= false;
533 if (use_srst_fallback
) {
534 /* stlink v1 api does not support hardware srst, so we use a software reset fallback */
535 adapter
->layout
->api
->write_debug_reg(adapter
->handle
, NVIC_AIRCR
, AIRCR_VECTKEY
| AIRCR_SYSRESETREQ
);
538 res
= adapter
->layout
->api
->reset(adapter
->handle
);
543 /* registers are now invalid */
544 register_cache_invalidate(armv7m
->arm
.core_cache
);
546 if (target
->reset_halt
) {
547 target
->state
= TARGET_RESET
;
548 target
->debug_reason
= DBG_REASON_DBGRQ
;
550 target
->state
= TARGET_HALTED
;
556 static int adapter_deassert_reset(struct target
*target
)
558 struct hl_interface_s
*adapter
= target_to_adapter(target
);
560 enum reset_types jtag_reset_config
= jtag_get_reset_config();
562 LOG_DEBUG("%s", __func__
);
564 if (jtag_reset_config
& RESET_HAS_SRST
)
565 adapter
->layout
->api
->assert_srst(adapter
->handle
, 1);
567 /* virtual deassert reset, we need it for the internal
570 jtag_add_reset(0, 0);
572 target
->savedDCRDR
= 0; /* clear both DCC busy bits on initial resume */
574 return target
->reset_halt
? ERROR_OK
: target_resume(target
, 1, 0, 0, 0);
577 static int adapter_halt(struct target
*target
)
580 struct hl_interface_s
*adapter
= target_to_adapter(target
);
582 LOG_DEBUG("%s", __func__
);
584 if (target
->state
== TARGET_HALTED
) {
585 LOG_DEBUG("target was already halted");
589 if (target
->state
== TARGET_UNKNOWN
)
590 LOG_WARNING("target was in unknown state when halt was requested");
592 res
= adapter
->layout
->api
->halt(adapter
->handle
);
597 target
->debug_reason
= DBG_REASON_DBGRQ
;
602 static int adapter_resume(struct target
*target
, int current
,
603 target_addr_t address
, int handle_breakpoints
,
607 struct hl_interface_s
*adapter
= target_to_adapter(target
);
608 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
610 struct breakpoint
*breakpoint
= NULL
;
613 LOG_DEBUG("%s %d " TARGET_ADDR_FMT
" %d %d", __func__
, current
,
614 address
, handle_breakpoints
, debug_execution
);
616 if (target
->state
!= TARGET_HALTED
) {
617 LOG_WARNING("target not halted");
618 return ERROR_TARGET_NOT_HALTED
;
621 if (!debug_execution
) {
622 target_free_all_working_areas(target
);
623 cortex_m_enable_breakpoints(target
);
624 cortex_m_enable_watchpoints(target
);
629 buf_set_u32(pc
->value
, 0, 32, address
);
634 if (!breakpoint_find(target
, buf_get_u32(pc
->value
, 0, 32))
635 && !debug_execution
) {
636 armv7m_maybe_skip_bkpt_inst(target
, NULL
);
639 resume_pc
= buf_get_u32(pc
->value
, 0, 32);
641 /* write any user vector flags */
642 res
= target_write_u32(target
, DCB_DEMCR
, TRCENA
| armv7m
->demcr
);
646 armv7m_restore_context(target
);
648 /* restore savedDCRDR */
649 res
= target_write_u32(target
, DCB_DCRDR
, target
->savedDCRDR
);
653 /* registers are now invalid */
654 register_cache_invalidate(armv7m
->arm
.core_cache
);
656 /* the front-end may request us not to handle breakpoints */
657 if (handle_breakpoints
) {
658 /* Single step past breakpoint at current address */
659 breakpoint
= breakpoint_find(target
, resume_pc
);
661 LOG_DEBUG("unset breakpoint at " TARGET_ADDR_FMT
" (ID: %" PRIu32
")",
663 breakpoint
->unique_id
);
664 cortex_m_unset_breakpoint(target
, breakpoint
);
666 res
= adapter
->layout
->api
->step(adapter
->handle
);
671 cortex_m_set_breakpoint(target
, breakpoint
);
675 res
= adapter
->layout
->api
->run(adapter
->handle
);
680 target
->debug_reason
= DBG_REASON_NOTHALTED
;
682 if (!debug_execution
) {
683 target
->state
= TARGET_RUNNING
;
684 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
686 target
->state
= TARGET_DEBUG_RUNNING
;
687 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
693 static int adapter_step(struct target
*target
, int current
,
694 target_addr_t address
, int handle_breakpoints
)
697 struct hl_interface_s
*adapter
= target_to_adapter(target
);
698 struct armv7m_common
*armv7m
= target_to_armv7m(target
);
699 struct breakpoint
*breakpoint
= NULL
;
700 struct reg
*pc
= armv7m
->arm
.pc
;
701 bool bkpt_inst_found
= false;
703 LOG_DEBUG("%s", __func__
);
705 if (target
->state
!= TARGET_HALTED
) {
706 LOG_WARNING("target not halted");
707 return ERROR_TARGET_NOT_HALTED
;
711 buf_set_u32(pc
->value
, 0, 32, address
);
716 uint32_t pc_value
= buf_get_u32(pc
->value
, 0, 32);
718 /* the front-end may request us not to handle breakpoints */
719 if (handle_breakpoints
) {
720 breakpoint
= breakpoint_find(target
, pc_value
);
722 cortex_m_unset_breakpoint(target
, breakpoint
);
725 armv7m_maybe_skip_bkpt_inst(target
, &bkpt_inst_found
);
727 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
729 armv7m_restore_context(target
);
731 /* restore savedDCRDR */
732 res
= target_write_u32(target
, DCB_DCRDR
, target
->savedDCRDR
);
736 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
738 res
= adapter
->layout
->api
->step(adapter
->handle
);
743 /* registers are now invalid */
744 register_cache_invalidate(armv7m
->arm
.core_cache
);
747 cortex_m_set_breakpoint(target
, breakpoint
);
749 adapter_debug_entry(target
);
750 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
752 LOG_INFO("halted: PC: 0x%08" PRIx32
, buf_get_u32(armv7m
->arm
.pc
->value
, 0, 32));
757 static int adapter_read_memory(struct target
*target
, target_addr_t address
,
758 uint32_t size
, uint32_t count
,
761 struct hl_interface_s
*adapter
= target_to_adapter(target
);
763 if (!count
|| !buffer
)
764 return ERROR_COMMAND_SYNTAX_ERROR
;
766 LOG_DEBUG("%s " TARGET_ADDR_FMT
" %" PRIu32
" %" PRIu32
,
767 __func__
, address
, size
, count
);
769 return adapter
->layout
->api
->read_mem(adapter
->handle
, address
, size
, count
, buffer
);
772 static int adapter_write_memory(struct target
*target
, target_addr_t address
,
773 uint32_t size
, uint32_t count
,
774 const uint8_t *buffer
)
776 struct hl_interface_s
*adapter
= target_to_adapter(target
);
778 if (!count
|| !buffer
)
779 return ERROR_COMMAND_SYNTAX_ERROR
;
781 LOG_DEBUG("%s " TARGET_ADDR_FMT
" %" PRIu32
" %" PRIu32
,
782 __func__
, address
, size
, count
);
784 return adapter
->layout
->api
->write_mem(adapter
->handle
, address
, size
, count
, buffer
);
787 static const struct command_registration adapter_command_handlers
[] = {
789 .chain
= arm_command_handlers
,
792 .chain
= armv7m_trace_command_handlers
,
794 COMMAND_REGISTRATION_DONE
797 struct target_type hla_target
= {
798 .name
= "hla_target",
799 .deprecated_name
= "stm32_stlink",
801 .init_target
= adapter_init_target
,
802 .deinit_target
= cortex_m_deinit_target
,
803 .target_create
= adapter_target_create
,
804 .examine
= cortex_m_examine
,
805 .commands
= adapter_command_handlers
,
807 .poll
= adapter_poll
,
808 .arch_state
= armv7m_arch_state
,
810 .target_request_data
= hl_target_request_data
,
811 .assert_reset
= adapter_assert_reset
,
812 .deassert_reset
= adapter_deassert_reset
,
814 .halt
= adapter_halt
,
815 .resume
= adapter_resume
,
816 .step
= adapter_step
,
818 .get_gdb_reg_list
= armv7m_get_gdb_reg_list
,
820 .read_memory
= adapter_read_memory
,
821 .write_memory
= adapter_write_memory
,
822 .checksum_memory
= armv7m_checksum_memory
,
823 .blank_check_memory
= armv7m_blank_check_memory
,
825 .run_algorithm
= armv7m_run_algorithm
,
826 .start_algorithm
= armv7m_start_algorithm
,
827 .wait_algorithm
= armv7m_wait_algorithm
,
829 .add_breakpoint
= cortex_m_add_breakpoint
,
830 .remove_breakpoint
= cortex_m_remove_breakpoint
,
831 .add_watchpoint
= cortex_m_add_watchpoint
,
832 .remove_watchpoint
= cortex_m_remove_watchpoint
,
833 .profiling
= cortex_m_profiling
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)