1 # This is an STM32F469I discovery board with a single STM32F469NIH6 chip.
2 # http://www.st.com/en/evaluation-tools/32f469idiscovery.html
4 # This is for using the onboard STLINK
5 source [find interface/stlink.cfg]
7 transport select hla_swd
9 # increase working area to 128KB
10 set WORKAREASIZE 0x20000
15 source [find target/stm32f4x.cfg]
17 # QUADSPI initialization
20 mmw 0x40023830 0x000007FF 0 ;# RCC_AHB1ENR |= GPIOAEN-GPIOKEN (enable clocks)
21 mmw 0x40023838 0x00000002 0 ;# RCC_AHB3ENR |= QSPIEN (enable clock)
22 sleep 1 ;# Wait for clock startup
24 # PF10: CLK, PB06: BK1_NCS, PF06: BK1_IO3, PF07: BK1_IO2, PF09: BK1_IO1, PF08: BK1_IO0
26 # PB06:AF10:V, PF10:AF09:V, PF09:AF10:V, PF08:AF10:V, PF07:AF09:V, PF06:AF09:V
29 mmw 0x40020400 0x00002000 0x00001000 ;# MODER
30 mmw 0x40020408 0x00003000 0x00000000 ;# OSPEEDR
31 mmw 0x40020420 0x0A000000 0x05000000 ;# AFRL
33 # Port F: PF10:AF09:V, PF09:AF10:V, PF08:AF10:V, PF07:AF09:V, PF06:AF09:V
34 mmw 0x40021400 0x002AA000 0x00155000 ;# MODER
35 mmw 0x40021408 0x003FF000 0x00000000 ;# OSPEEDR
36 mmw 0x40021420 0x99000000 0x66000000 ;# AFRL
37 mmw 0x40021424 0x000009AA 0x00000655 ;# AFRH
39 mww 0xA0001030 0x00001000 ;# QUADSPI_LPTR: deactivate CS after 4096 clocks when FIFO is full
40 mww 0xA0001000 0x03500008 ;# QUADSPI_CR: PRESCALER=3, APMS=1, FTHRES=0, FSEL=0, DFM=0, SSHIFT=0, TCEN=1
41 mww 0xA0001004 0x00170100 ;# QUADSPI_DCR: FSIZE=0x17, CSHT=0x01, CKMODE=0
42 mmw 0xA0001000 0x00000001 0 ;# QUADSPI_CR: EN=1
45 mww 0xA0001014 0x000003F5 ;# QUADSPI_CCR: FMODE=0x0, DMODE=0x0, DCYC=0x0, ADSIZE=0x0, ADMODE=0x0, IMODE=0x3, INSTR=RSTQIO
48 # memory-mapped read mode with 3-byte addresses
49 mww 0xA0001014 0x0D002503 ;# QUADSPI_CCR: FMODE=0x3, DMODE=0x1, DCYC=0x0, ADSIZE=0x2, ADMODE=0x1, IMODE=0x1, INSTR=READ
52 $_TARGETNAME configure -event reset-init {
53 mww 0x40023C00 0x00000005 ;# 5 WS for 160 MHz HCLK
55 mww 0x40023804 0x24002808 ;# 160 MHz: HSI, PLLM=8, PLLN=160, PLLP=2
56 mww 0x40023808 0x00009400 ;# APB1: /4, APB2: /2
57 mmw 0x40023800 0x01000000 0x00000000 ;# PLL on
59 mmw 0x40023808 0x00000002 0x00000000 ;# switch to PLL
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)