1 # NXP LPC1768 Cortex-M3 with 512kB Flash and 32kB+32kB Local On-Chip SRAM,
3 # LPC17xx chips support both JTAG and SWD transports.
4 # Adapt based on what transport is active.
5 source [find target/swj-dp.tcl]
7 if { [info exists CHIPNAME] } {
8 set _CHIPNAME $CHIPNAME
13 # After reset the chip is clocked by the ~4MHz internal RC oscillator.
14 # When board-specific code (reset-init handler or device firmware)
15 # configures another oscillator and/or PLL0, set CCLK to match; if
16 # you don't, then flash erase and write operations may misbehave.
17 # (The ROM code doing those updates cares about core clock speed...)
19 # CCLK is the core clock frequency in KHz
20 if { [info exists CCLK ] } {
25 if { [info exists CPUTAPID ] } {
26 set _CPUTAPID $CPUTAPID
28 set _CPUTAPID 0x4ba00477
31 #delays on reset lines
32 adapter_nsrst_delay 200
35 #jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
36 swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
38 set _TARGETNAME $_CHIPNAME.cpu
39 target create $_TARGETNAME cortex_m3 -chain-position $_TARGETNAME
41 # LPC1768 has 32kB of SRAM In the ARMv7-M "Code" area (at 0x10000000)
42 # and 32K more on AHB, in the ARMv7-M "SRAM" area, (at 0x2007c000).
43 $_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size 0x8000
45 # LPC1768 has 512kB of flash memory, managed by ROM code (including a
46 # boot loader which verifies the flash exception table's checksum).
47 # flash bank <name> lpc2000 <base> <size> 0 0 <target#> <variant> <clock> [calc checksum]
48 set _FLASHNAME $_CHIPNAME.flash
49 flash bank $_FLASHNAME lpc2000 0x0 0x80000 0 0 $_TARGETNAME \
50 lpc1700 $_CCLK calc_checksum
52 # Run with *real slow* clock by default since the
53 # boot rom could have been playing with the PLL, so
54 # we have no idea what clock the target is running at.
57 $_TARGETNAME configure -event reset-init {
58 # Do not remap 0x0000-0x0020 to anything but the flash (i.e. select
59 # "User Flash Mode" where interrupt vectors are _not_ remapped,
60 # and reside in flash instead).
62 # See Table 612. Memory Mapping Control register (MEMMAP - 0x400F C040) bit description
63 # Bit Symbol Value Description Reset
65 # 0 MAP Memory map control. 0
66 # 0 Boot mode. A portion of the Boot ROM is mapped to address 0.
67 # 1 User mode. The on-chip Flash memory is mapped to address 0.
68 # 31:1 - Reserved. The value read from a reserved bit is not defined. NA
70 # http://ics.nxp.com/support/documents/microcontrollers/?scope=LPC1768&type=user
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)