1 # NXP LPC1788 Cortex-M3 with 512kB Flash and 64kB Local On-Chip SRAM,
3 set CPUTAPID 0x4ba00477
7 # After reset the chip is clocked by the ~12MHz internal RC oscillator.
8 # When board-specific code (reset-init handler or device firmware)
9 # configures another oscillator and/or PLL0, set CCLK to match; if
10 # you don't, then flash erase and write operations may misbehave.
11 # (The ROM code doing those updates cares about core clock speed...)
13 # CCLK is the core clock frequency in KHz
16 #Include the main configuration file.
17 source [find target/lpc17xx.cfg];
19 # if srst is not fitted, use SYSRESETREQ to perform a soft reset
20 cortex_m reset_config sysresetreq
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)