2 # stm32l1 devices support both JTAG and SWD transports.
5 source [find target/swj-dp.tcl]
6 source [find mem_helper.tcl]
8 if { [info exists CHIPNAME] } {
9 set _CHIPNAME $CHIPNAME
16 # Work-area is a space in RAM used for flash programming
18 if { [info exists WORKAREASIZE] } {
19 set _WORKAREASIZE $WORKAREASIZE
21 set _WORKAREASIZE 0x2800
24 # JTAG speed should be <= F_CPU/6.
25 # F_CPU after reset is 2MHz, so use F_JTAG max = 333kHz
28 adapter srst delay 100
34 if { [info exists CPUTAPID] } {
35 set _CPUTAPID $CPUTAPID
38 # See STM Document RM0038
39 # Section 30.6.3 - corresponds to Cortex-M3 r2p0
40 set _CPUTAPID 0x4ba00477
42 # SWD IDCODE (single drop, arm)
43 set _CPUTAPID 0x2ba01477
47 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
48 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
51 jtag newtap $_CHIPNAME bs -irlen 5
54 set _TARGETNAME $_CHIPNAME.cpu
55 target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
57 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
59 # flash size will be probed
60 set _FLASHNAME $_CHIPNAME.flash
61 flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
63 reset_config srst_nogate
66 # if srst is not fitted use SYSRESETREQ to
67 # perform a soft reset
68 cortex_m reset_config sysresetreq
71 proc stm32l_enable_HSI {} {
72 # Enable HSI as clock source
73 echo "STM32L: Enabling HSI"
76 mmw 0x40023800 0x00000101 0
79 mmw 0x40023808 0x00000001 0
85 $_TARGETNAME configure -event reset-init {
89 $_TARGETNAME configure -event reset-start {
93 $_TARGETNAME configure -event examine-end {
94 # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
95 mmw 0xE0042004 0x00000007 0
97 # Stop watchdog counters during halt
98 # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
99 mmw 0xE0042008 0x00001800 0
102 $_TARGETNAME configure -event trace-config {
103 # Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
104 # change this value accordingly to configure trace pins
106 mmw 0xE0042004 0x00000020 0
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)