2 # target configuration for
3 # Xilinx ZynqMP (UltraScale+ / A53)
5 if { [info exists CHIPNAME] } {
6 set _CHIPNAME $CHIPNAME
12 # DAP tap (Quard core A53)
14 if { [info exists DAP_TAPID] } {
15 set _DAP_TAPID $DAP_TAPID
17 set _DAP_TAPID 0x5ba00477
20 jtag newtap $_CHIPNAME tap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID
21 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.tap
24 # PS tap (UltraScale+)
26 if { [info exists PS_TAPID] } {
27 set _PS_TAPID $PS_TAPID
28 jtag newtap $_CHIPNAME ps -irlen 12 -ircapture 0x1 -irmask 0x03 -expected-id $_PS_TAPID
30 # FPGA Programmable logic. Values take from Table 39-1 in UG1085:
31 jtag newtap $_CHIPNAME ps -irlen 12 -ircapture 0x1 -irmask 0x03 -ignore-version \
32 -expected-id 0x04711093 \
33 -expected-id 0x04710093 \
34 -expected-id 0x04721093 \
35 -expected-id 0x04720093 \
36 -expected-id 0x04739093 \
37 -expected-id 0x04730093 \
38 -expected-id 0x04738093 \
39 -expected-id 0x04740093 \
40 -expected-id 0x04750093 \
41 -expected-id 0x04759093 \
42 -expected-id 0x04758093
47 jtag configure $_CHIPNAME.ps -event setup {
49 global jtag_configured
51 if { $jtag_configured == 0 } {
52 # add the DAP tap to the chain
53 # See https://forums.xilinx.com/t5/UltraScale-Architecture/JTAG-Chain-Configuration-for-Zynq-UltraScale-MPSoC/td-p/758924
54 irscan $_CHIPNAME.ps 0x824
55 drscan $_CHIPNAME.ps 32 0x00000003
58 # setup event will be re-entered through jtag arp_init
61 # re-initialized the jtag chain
66 set _TARGETNAME $_CHIPNAME.a53
67 set _CTINAME $_CHIPNAME.cti
70 set DBGBASE {0x80410000 0x80510000 0x80610000 0x80710000}
71 set CTIBASE {0x80420000 0x80520000 0x80620000 0x80720000}
74 for { set _core 0 } { $_core < $_cores } { incr _core } {
76 cti create $_CTINAME.$_core -dap $_CHIPNAME.dap -ap-num 1 \
77 -baseaddr [lindex $CTIBASE $_core]
79 set _command "target create $_TARGETNAME.$_core aarch64 -dap $_CHIPNAME.dap \
80 -dbgbase [lindex $DBGBASE $_core] -cti $_CTINAME.$_core"
83 # non-boot core examination may fail
84 set _command "$_command -defer-examine"
85 set _smp_command "$_smp_command $_TARGETNAME.$_core"
87 # uncomment when "hawt" rtos is merged
88 #set _command "$_command -rtos hawt"
89 set _smp_command "target smp $_TARGETNAME.$_core"
96 targets $_TARGETNAME.0
98 proc core_up { args } {
100 foreach { core } [set args] {
101 $_TARGETNAME.$core arp_examine
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)