1 /***************************************************************************
2 * Copyright (C) 2005, 2007 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
4 * Copyright (C) 2009 Michael Schwingen *
5 * michael@schwingen.org *
6 * Copyright (C) 2010 Øyvind Harboe <oyvind.harboe@zylin.com> *
7 * Copyright (C) 2010 by Antonio Borneo <borneo.antonio@gmail.com> *
9 * This program is free software; you can redistribute it and/or modify *
10 * it under the terms of the GNU General Public License as published by *
11 * the Free Software Foundation; either version 2 of the License, or *
12 * (at your option) any later version. *
14 * This program is distributed in the hope that it will be useful, *
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
17 * GNU General Public License for more details. *
19 * You should have received a copy of the GNU General Public License *
20 * along with this program; if not, write to the *
21 * Free Software Foundation, Inc., *
22 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
23 ***************************************************************************/
31 #include <target/arm.h>
32 #include <helper/binarybuffer.h>
33 #include <target/algorithm.h>
36 #define CFI_MAX_BUS_WIDTH 4
37 #define CFI_MAX_CHIP_WIDTH 4
39 /* defines internal maximum size for code fragment in cfi_intel_write_block() */
40 #define CFI_MAX_INTEL_CODESIZE 256
42 static struct cfi_unlock_addresses cfi_unlock_addresses
[] =
44 [CFI_UNLOCK_555_2AA
] = { .unlock1
= 0x555, .unlock2
= 0x2aa },
45 [CFI_UNLOCK_5555_2AAA
] = { .unlock1
= 0x5555, .unlock2
= 0x2aaa },
48 /* CFI fixups foward declarations */
49 static void cfi_fixup_0002_erase_regions(struct flash_bank
*flash
, void *param
);
50 static void cfi_fixup_0002_unlock_addresses(struct flash_bank
*flash
, void *param
);
51 static void cfi_fixup_atmel_reversed_erase_regions(struct flash_bank
*flash
, void *param
);
53 /* fixup after reading cmdset 0002 primary query table */
54 static const struct cfi_fixup cfi_0002_fixups
[] = {
55 {CFI_MFR_SST
, 0x00D4, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_5555_2AAA
]},
56 {CFI_MFR_SST
, 0x00D5, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_5555_2AAA
]},
57 {CFI_MFR_SST
, 0x00D6, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_5555_2AAA
]},
58 {CFI_MFR_SST
, 0x00D7, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_5555_2AAA
]},
59 {CFI_MFR_SST
, 0x2780, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_5555_2AAA
]},
60 {CFI_MFR_ATMEL
, 0x00C8, cfi_fixup_atmel_reversed_erase_regions
, NULL
},
61 {CFI_MFR_FUJITSU
, 0x22ea, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
]},
62 {CFI_MFR_FUJITSU
, 0x226b, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_5555_2AAA
]},
63 {CFI_MFR_AMIC
, 0xb31a, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
]},
64 {CFI_MFR_MX
, 0x225b, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
]},
65 {CFI_MFR_AMD
, 0x225b, cfi_fixup_0002_unlock_addresses
, &cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
]},
66 {CFI_MFR_ANY
, CFI_ID_ANY
, cfi_fixup_0002_erase_regions
, NULL
},
70 /* fixup after reading cmdset 0001 primary query table */
71 static const struct cfi_fixup cfi_0001_fixups
[] = {
75 static void cfi_fixup(struct flash_bank
*bank
, const struct cfi_fixup
*fixups
)
77 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
78 const struct cfi_fixup
*f
;
80 for (f
= fixups
; f
->fixup
; f
++)
82 if (((f
->mfr
== CFI_MFR_ANY
) || (f
->mfr
== cfi_info
->manufacturer
)) &&
83 ((f
->id
== CFI_ID_ANY
) || (f
->id
== cfi_info
->device_id
)))
85 f
->fixup(bank
, f
->param
);
90 /* inline uint32_t flash_address(struct flash_bank *bank, int sector, uint32_t offset) */
91 static __inline__
uint32_t flash_address(struct flash_bank
*bank
, int sector
, uint32_t offset
)
93 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
95 if (cfi_info
->x16_as_x8
) offset
*= 2;
97 /* while the sector list isn't built, only accesses to sector 0 work */
99 return bank
->base
+ offset
* bank
->bus_width
;
104 LOG_ERROR("BUG: sector list not yet built");
107 return bank
->base
+ bank
->sectors
[sector
].offset
+ offset
* bank
->bus_width
;
111 static void cfi_command(struct flash_bank
*bank
, uint8_t cmd
, uint8_t *cmd_buf
)
115 /* clear whole buffer, to ensure bits that exceed the bus_width
118 for (i
= 0; i
< CFI_MAX_BUS_WIDTH
; i
++)
121 if (bank
->target
->endianness
== TARGET_LITTLE_ENDIAN
)
123 for (i
= bank
->bus_width
; i
> 0; i
--)
125 *cmd_buf
++ = (i
& (bank
->chip_width
- 1)) ? 0x0 : cmd
;
130 for (i
= 1; i
<= bank
->bus_width
; i
++)
132 *cmd_buf
++ = (i
& (bank
->chip_width
- 1)) ? 0x0 : cmd
;
137 static int cfi_send_command(struct flash_bank
*bank
, uint8_t cmd
, uint32_t address
)
139 uint8_t command
[CFI_MAX_BUS_WIDTH
];
141 cfi_command(bank
, cmd
, command
);
142 return target_write_memory(bank
->target
, address
, bank
->bus_width
, 1, command
);
145 /* read unsigned 8-bit value from the bank
146 * flash banks are expected to be made of similar chips
147 * the query result should be the same for all
149 static uint8_t cfi_query_u8(struct flash_bank
*bank
, int sector
, uint32_t offset
)
151 struct target
*target
= bank
->target
;
152 uint8_t data
[CFI_MAX_BUS_WIDTH
];
154 target_read_memory(target
, flash_address(bank
, sector
, offset
), bank
->bus_width
, 1, data
);
156 if (bank
->target
->endianness
== TARGET_LITTLE_ENDIAN
)
159 return data
[bank
->bus_width
- 1];
162 /* read unsigned 8-bit value from the bank
163 * in case of a bank made of multiple chips,
164 * the individual values are ORed
166 static uint8_t cfi_get_u8(struct flash_bank
*bank
, int sector
, uint32_t offset
)
168 struct target
*target
= bank
->target
;
169 uint8_t data
[CFI_MAX_BUS_WIDTH
];
172 target_read_memory(target
, flash_address(bank
, sector
, offset
), bank
->bus_width
, 1, data
);
174 if (bank
->target
->endianness
== TARGET_LITTLE_ENDIAN
)
176 for (i
= 0; i
< bank
->bus_width
/ bank
->chip_width
; i
++)
184 for (i
= 0; i
< bank
->bus_width
/ bank
->chip_width
; i
++)
185 value
|= data
[bank
->bus_width
- 1 - i
];
191 static uint16_t cfi_query_u16(struct flash_bank
*bank
, int sector
, uint32_t offset
)
193 struct target
*target
= bank
->target
;
194 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
195 uint8_t data
[CFI_MAX_BUS_WIDTH
* 2];
197 if (cfi_info
->x16_as_x8
)
200 for (i
= 0;i
< 2;i
++)
201 target_read_memory(target
, flash_address(bank
, sector
, offset
+ i
), bank
->bus_width
, 1,
202 &data
[i
*bank
->bus_width
]);
205 target_read_memory(target
, flash_address(bank
, sector
, offset
), bank
->bus_width
, 2, data
);
207 if (bank
->target
->endianness
== TARGET_LITTLE_ENDIAN
)
208 return data
[0] | data
[bank
->bus_width
] << 8;
210 return data
[bank
->bus_width
- 1] | data
[(2 * bank
->bus_width
) - 1] << 8;
213 static uint32_t cfi_query_u32(struct flash_bank
*bank
, int sector
, uint32_t offset
)
215 struct target
*target
= bank
->target
;
216 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
217 uint8_t data
[CFI_MAX_BUS_WIDTH
* 4];
219 if (cfi_info
->x16_as_x8
)
222 for (i
= 0;i
< 4;i
++)
223 target_read_memory(target
, flash_address(bank
, sector
, offset
+ i
), bank
->bus_width
, 1,
224 &data
[i
*bank
->bus_width
]);
227 target_read_memory(target
, flash_address(bank
, sector
, offset
), bank
->bus_width
, 4, data
);
229 if (bank
->target
->endianness
== TARGET_LITTLE_ENDIAN
)
230 return data
[0] | data
[bank
->bus_width
] << 8 | data
[bank
->bus_width
* 2] << 16 | data
[bank
->bus_width
* 3] << 24;
232 return data
[bank
->bus_width
- 1] | data
[(2* bank
->bus_width
) - 1] << 8 |
233 data
[(3 * bank
->bus_width
) - 1] << 16 | data
[(4 * bank
->bus_width
) - 1] << 24;
236 static int cfi_reset(struct flash_bank
*bank
)
238 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
239 int retval
= ERROR_OK
;
241 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
246 if ((retval
= cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
251 if (cfi_info
->manufacturer
== 0x20 &&
252 (cfi_info
->device_id
== 0x227E || cfi_info
->device_id
== 0x7E))
254 /* Numonix M29W128G is cmd 0xFF intolerant - causes internal undefined state
255 * so we send an extra 0xF0 reset to fix the bug */
256 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x00))) != ERROR_OK
)
265 static void cfi_intel_clear_status_register(struct flash_bank
*bank
)
267 struct target
*target
= bank
->target
;
269 if (target
->state
!= TARGET_HALTED
)
271 LOG_ERROR("BUG: attempted to clear status register while target wasn't halted");
275 cfi_send_command(bank
, 0x50, flash_address(bank
, 0, 0x0));
278 static uint8_t cfi_intel_wait_status_busy(struct flash_bank
*bank
, int timeout
)
282 while ((!((status
= cfi_get_u8(bank
, 0, 0x0)) & 0x80)) && (timeout
-- > 0))
284 LOG_DEBUG("status: 0x%x", status
);
288 /* mask out bit 0 (reserved) */
289 status
= status
& 0xfe;
291 LOG_DEBUG("status: 0x%x", status
);
293 if ((status
& 0x80) != 0x80)
295 LOG_ERROR("timeout while waiting for WSM to become ready");
297 else if (status
!= 0x80)
299 LOG_ERROR("status register: 0x%x", status
);
301 LOG_ERROR("Block Lock-Bit Detected, Operation Abort");
303 LOG_ERROR("Program suspended");
305 LOG_ERROR("Low Programming Voltage Detected, Operation Aborted");
307 LOG_ERROR("Program Error / Error in Setting Lock-Bit");
309 LOG_ERROR("Error in Block Erasure or Clear Lock-Bits");
311 LOG_ERROR("Block Erase Suspended");
313 cfi_intel_clear_status_register(bank
);
319 static int cfi_spansion_wait_status_busy(struct flash_bank
*bank
, int timeout
)
321 uint8_t status
, oldstatus
;
322 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
324 oldstatus
= cfi_get_u8(bank
, 0, 0x0);
327 status
= cfi_get_u8(bank
, 0, 0x0);
328 if ((status
^ oldstatus
) & 0x40) {
329 if (status
& cfi_info
->status_poll_mask
& 0x20) {
330 oldstatus
= cfi_get_u8(bank
, 0, 0x0);
331 status
= cfi_get_u8(bank
, 0, 0x0);
332 if ((status
^ oldstatus
) & 0x40) {
333 LOG_ERROR("dq5 timeout, status: 0x%x", status
);
334 return(ERROR_FLASH_OPERATION_FAILED
);
336 LOG_DEBUG("status: 0x%x", status
);
340 } else { /* no toggle: finished, OK */
341 LOG_DEBUG("status: 0x%x", status
);
347 } while (timeout
-- > 0);
349 LOG_ERROR("timeout, status: 0x%x", status
);
351 return(ERROR_FLASH_BUSY
);
354 static int cfi_read_intel_pri_ext(struct flash_bank
*bank
)
357 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
358 struct cfi_intel_pri_ext
*pri_ext
= malloc(sizeof(struct cfi_intel_pri_ext
));
360 cfi_info
->pri_ext
= pri_ext
;
362 pri_ext
->pri
[0] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0);
363 pri_ext
->pri
[1] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 1);
364 pri_ext
->pri
[2] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 2);
366 if ((pri_ext
->pri
[0] != 'P') || (pri_ext
->pri
[1] != 'R') || (pri_ext
->pri
[2] != 'I'))
368 if ((retval
= cfi_reset(bank
)) != ERROR_OK
)
372 LOG_ERROR("Could not read bank flash bank information");
373 return ERROR_FLASH_BANK_INVALID
;
376 pri_ext
->major_version
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 3);
377 pri_ext
->minor_version
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 4);
379 LOG_DEBUG("pri: '%c%c%c', version: %c.%c", pri_ext
->pri
[0], pri_ext
->pri
[1], pri_ext
->pri
[2], pri_ext
->major_version
, pri_ext
->minor_version
);
381 pri_ext
->feature_support
= cfi_query_u32(bank
, 0, cfi_info
->pri_addr
+ 5);
382 pri_ext
->suspend_cmd_support
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 9);
383 pri_ext
->blk_status_reg_mask
= cfi_query_u16(bank
, 0, cfi_info
->pri_addr
+ 0xa);
385 LOG_DEBUG("feature_support: 0x%" PRIx32
", suspend_cmd_support: 0x%x, blk_status_reg_mask: 0x%x",
386 pri_ext
->feature_support
,
387 pri_ext
->suspend_cmd_support
,
388 pri_ext
->blk_status_reg_mask
);
390 pri_ext
->vcc_optimal
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0xc);
391 pri_ext
->vpp_optimal
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0xd);
393 LOG_DEBUG("Vcc opt: %x.%x, Vpp opt: %u.%x",
394 (pri_ext
->vcc_optimal
& 0xf0) >> 4, pri_ext
->vcc_optimal
& 0x0f,
395 (pri_ext
->vpp_optimal
& 0xf0) >> 4, pri_ext
->vpp_optimal
& 0x0f);
397 pri_ext
->num_protection_fields
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0xe);
398 if (pri_ext
->num_protection_fields
!= 1)
400 LOG_WARNING("expected one protection register field, but found %i", pri_ext
->num_protection_fields
);
403 pri_ext
->prot_reg_addr
= cfi_query_u16(bank
, 0, cfi_info
->pri_addr
+ 0xf);
404 pri_ext
->fact_prot_reg_size
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0x11);
405 pri_ext
->user_prot_reg_size
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0x12);
407 LOG_DEBUG("protection_fields: %i, prot_reg_addr: 0x%x, factory pre-programmed: %i, user programmable: %i", pri_ext
->num_protection_fields
, pri_ext
->prot_reg_addr
, 1 << pri_ext
->fact_prot_reg_size
, 1 << pri_ext
->user_prot_reg_size
);
412 static int cfi_read_spansion_pri_ext(struct flash_bank
*bank
)
415 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
416 struct cfi_spansion_pri_ext
*pri_ext
= malloc(sizeof(struct cfi_spansion_pri_ext
));
418 cfi_info
->pri_ext
= pri_ext
;
420 pri_ext
->pri
[0] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0);
421 pri_ext
->pri
[1] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 1);
422 pri_ext
->pri
[2] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 2);
424 if ((pri_ext
->pri
[0] != 'P') || (pri_ext
->pri
[1] != 'R') || (pri_ext
->pri
[2] != 'I'))
426 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
430 LOG_ERROR("Could not read spansion bank information");
431 return ERROR_FLASH_BANK_INVALID
;
434 pri_ext
->major_version
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 3);
435 pri_ext
->minor_version
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 4);
437 LOG_DEBUG("pri: '%c%c%c', version: %c.%c", pri_ext
->pri
[0], pri_ext
->pri
[1], pri_ext
->pri
[2], pri_ext
->major_version
, pri_ext
->minor_version
);
439 pri_ext
->SiliconRevision
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 5);
440 pri_ext
->EraseSuspend
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 6);
441 pri_ext
->BlkProt
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 7);
442 pri_ext
->TmpBlkUnprotect
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 8);
443 pri_ext
->BlkProtUnprot
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 9);
444 pri_ext
->SimultaneousOps
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 10);
445 pri_ext
->BurstMode
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 11);
446 pri_ext
->PageMode
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 12);
447 pri_ext
->VppMin
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 13);
448 pri_ext
->VppMax
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 14);
449 pri_ext
->TopBottom
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 15);
451 LOG_DEBUG("Silicon Revision: 0x%x, Erase Suspend: 0x%x, Block protect: 0x%x", pri_ext
->SiliconRevision
,
452 pri_ext
->EraseSuspend
, pri_ext
->BlkProt
);
454 LOG_DEBUG("Temporary Unprotect: 0x%x, Block Protect Scheme: 0x%x, Simultaneous Ops: 0x%x", pri_ext
->TmpBlkUnprotect
,
455 pri_ext
->BlkProtUnprot
, pri_ext
->SimultaneousOps
);
457 LOG_DEBUG("Burst Mode: 0x%x, Page Mode: 0x%x, ", pri_ext
->BurstMode
, pri_ext
->PageMode
);
460 LOG_DEBUG("Vpp min: %u.%x, Vpp max: %u.%x",
461 (pri_ext
->VppMin
& 0xf0) >> 4, pri_ext
->VppMin
& 0x0f,
462 (pri_ext
->VppMax
& 0xf0) >> 4, pri_ext
->VppMax
& 0x0f);
464 LOG_DEBUG("WP# protection 0x%x", pri_ext
->TopBottom
);
466 /* default values for implementation specific workarounds */
467 pri_ext
->_unlock1
= cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
].unlock1
;
468 pri_ext
->_unlock2
= cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
].unlock2
;
469 pri_ext
->_reversed_geometry
= 0;
474 static int cfi_read_atmel_pri_ext(struct flash_bank
*bank
)
477 struct cfi_atmel_pri_ext atmel_pri_ext
;
478 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
479 struct cfi_spansion_pri_ext
*pri_ext
= malloc(sizeof(struct cfi_spansion_pri_ext
));
481 /* ATMEL devices use the same CFI primary command set (0x2) as AMD/Spansion,
482 * but a different primary extended query table.
483 * We read the atmel table, and prepare a valid AMD/Spansion query table.
486 memset(pri_ext
, 0, sizeof(struct cfi_spansion_pri_ext
));
488 cfi_info
->pri_ext
= pri_ext
;
490 atmel_pri_ext
.pri
[0] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 0);
491 atmel_pri_ext
.pri
[1] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 1);
492 atmel_pri_ext
.pri
[2] = cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 2);
494 if ((atmel_pri_ext
.pri
[0] != 'P') || (atmel_pri_ext
.pri
[1] != 'R') || (atmel_pri_ext
.pri
[2] != 'I'))
496 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
500 LOG_ERROR("Could not read atmel bank information");
501 return ERROR_FLASH_BANK_INVALID
;
504 pri_ext
->pri
[0] = atmel_pri_ext
.pri
[0];
505 pri_ext
->pri
[1] = atmel_pri_ext
.pri
[1];
506 pri_ext
->pri
[2] = atmel_pri_ext
.pri
[2];
508 atmel_pri_ext
.major_version
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 3);
509 atmel_pri_ext
.minor_version
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 4);
511 LOG_DEBUG("pri: '%c%c%c', version: %c.%c", atmel_pri_ext
.pri
[0], atmel_pri_ext
.pri
[1], atmel_pri_ext
.pri
[2], atmel_pri_ext
.major_version
, atmel_pri_ext
.minor_version
);
513 pri_ext
->major_version
= atmel_pri_ext
.major_version
;
514 pri_ext
->minor_version
= atmel_pri_ext
.minor_version
;
516 atmel_pri_ext
.features
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 5);
517 atmel_pri_ext
.bottom_boot
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 6);
518 atmel_pri_ext
.burst_mode
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 7);
519 atmel_pri_ext
.page_mode
= cfi_query_u8(bank
, 0, cfi_info
->pri_addr
+ 8);
521 LOG_DEBUG("features: 0x%2.2x, bottom_boot: 0x%2.2x, burst_mode: 0x%2.2x, page_mode: 0x%2.2x",
522 atmel_pri_ext
.features
, atmel_pri_ext
.bottom_boot
, atmel_pri_ext
.burst_mode
, atmel_pri_ext
.page_mode
);
524 if (atmel_pri_ext
.features
& 0x02)
525 pri_ext
->EraseSuspend
= 2;
527 if (atmel_pri_ext
.bottom_boot
)
528 pri_ext
->TopBottom
= 2;
530 pri_ext
->TopBottom
= 3;
532 pri_ext
->_unlock1
= cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
].unlock1
;
533 pri_ext
->_unlock2
= cfi_unlock_addresses
[CFI_UNLOCK_555_2AA
].unlock2
;
538 static int cfi_read_0002_pri_ext(struct flash_bank
*bank
)
540 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
542 if (cfi_info
->manufacturer
== CFI_MFR_ATMEL
)
544 return cfi_read_atmel_pri_ext(bank
);
548 return cfi_read_spansion_pri_ext(bank
);
552 static int cfi_spansion_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
555 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
556 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
558 printed
= snprintf(buf
, buf_size
, "\nSpansion primary algorithm extend information:\n");
562 printed
= snprintf(buf
, buf_size
, "pri: '%c%c%c', version: %c.%c\n", pri_ext
->pri
[0],
563 pri_ext
->pri
[1], pri_ext
->pri
[2],
564 pri_ext
->major_version
, pri_ext
->minor_version
);
568 printed
= snprintf(buf
, buf_size
, "Silicon Rev.: 0x%x, Address Sensitive unlock: 0x%x\n",
569 (pri_ext
->SiliconRevision
) >> 2,
570 (pri_ext
->SiliconRevision
) & 0x03);
574 printed
= snprintf(buf
, buf_size
, "Erase Suspend: 0x%x, Sector Protect: 0x%x\n",
575 pri_ext
->EraseSuspend
,
580 printed
= snprintf(buf
, buf_size
, "VppMin: %u.%x, VppMax: %u.%x\n",
581 (pri_ext
->VppMin
& 0xf0) >> 4, pri_ext
->VppMin
& 0x0f,
582 (pri_ext
->VppMax
& 0xf0) >> 4, pri_ext
->VppMax
& 0x0f);
587 static int cfi_intel_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
590 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
591 struct cfi_intel_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
593 printed
= snprintf(buf
, buf_size
, "\nintel primary algorithm extend information:\n");
597 printed
= snprintf(buf
, buf_size
, "pri: '%c%c%c', version: %c.%c\n", pri_ext
->pri
[0], pri_ext
->pri
[1], pri_ext
->pri
[2], pri_ext
->major_version
, pri_ext
->minor_version
);
601 printed
= snprintf(buf
, buf_size
, "feature_support: 0x%" PRIx32
", suspend_cmd_support: 0x%x, blk_status_reg_mask: 0x%x\n", pri_ext
->feature_support
, pri_ext
->suspend_cmd_support
, pri_ext
->blk_status_reg_mask
);
605 printed
= snprintf(buf
, buf_size
, "Vcc opt: %x.%x, Vpp opt: %u.%x\n",
606 (pri_ext
->vcc_optimal
& 0xf0) >> 4, pri_ext
->vcc_optimal
& 0x0f,
607 (pri_ext
->vpp_optimal
& 0xf0) >> 4, pri_ext
->vpp_optimal
& 0x0f);
611 printed
= snprintf(buf
, buf_size
, "protection_fields: %i, prot_reg_addr: 0x%x, factory pre-programmed: %i, user programmable: %i\n", pri_ext
->num_protection_fields
, pri_ext
->prot_reg_addr
, 1 << pri_ext
->fact_prot_reg_size
, 1 << pri_ext
->user_prot_reg_size
);
616 /* flash_bank cfi <base> <size> <chip_width> <bus_width> <target#> [options]
618 FLASH_BANK_COMMAND_HANDLER(cfi_flash_bank_command
)
620 struct cfi_flash_bank
*cfi_info
;
624 LOG_WARNING("incomplete flash_bank cfi configuration");
625 return ERROR_FLASH_BANK_INVALID
;
629 * - not exceed max value;
631 * - be equal to a power of 2.
632 * bus must be wide enought to hold one chip */
633 if ((bank
->chip_width
> CFI_MAX_CHIP_WIDTH
)
634 || (bank
->bus_width
> CFI_MAX_BUS_WIDTH
)
635 || (bank
->chip_width
== 0)
636 || (bank
->bus_width
== 0)
637 || (bank
->chip_width
& (bank
->chip_width
- 1))
638 || (bank
->bus_width
& (bank
->bus_width
- 1))
639 || (bank
->chip_width
> bank
->bus_width
))
641 LOG_ERROR("chip and bus width have to specified in bytes");
642 return ERROR_FLASH_BANK_INVALID
;
645 cfi_info
= malloc(sizeof(struct cfi_flash_bank
));
646 cfi_info
->probed
= 0;
647 bank
->driver_priv
= cfi_info
;
649 cfi_info
->write_algorithm
= NULL
;
651 cfi_info
->x16_as_x8
= 0;
652 cfi_info
->jedec_probe
= 0;
653 cfi_info
->not_cfi
= 0;
655 for (unsigned i
= 6; i
< CMD_ARGC
; i
++)
657 if (strcmp(CMD_ARGV
[i
], "x16_as_x8") == 0)
659 cfi_info
->x16_as_x8
= 1;
661 else if (strcmp(CMD_ARGV
[i
], "jedec_probe") == 0)
663 cfi_info
->jedec_probe
= 1;
667 cfi_info
->write_algorithm
= NULL
;
669 /* bank wasn't probed yet */
670 cfi_info
->qry
[0] = -1;
675 static int cfi_intel_erase(struct flash_bank
*bank
, int first
, int last
)
678 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
681 cfi_intel_clear_status_register(bank
);
683 for (i
= first
; i
<= last
; i
++)
685 if ((retval
= cfi_send_command(bank
, 0x20, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
690 if ((retval
= cfi_send_command(bank
, 0xd0, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
695 if (cfi_intel_wait_status_busy(bank
, 1000 * (1 << cfi_info
->block_erase_timeout_typ
)) == 0x80)
696 bank
->sectors
[i
].is_erased
= 1;
699 if ((retval
= cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
704 LOG_ERROR("couldn't erase block %i of flash bank at base 0x%" PRIx32
, i
, bank
->base
);
705 return ERROR_FLASH_OPERATION_FAILED
;
709 return cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0));
712 static int cfi_spansion_erase(struct flash_bank
*bank
, int first
, int last
)
715 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
716 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
719 for (i
= first
; i
<= last
; i
++)
721 if ((retval
= cfi_send_command(bank
, 0xaa, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
726 if ((retval
= cfi_send_command(bank
, 0x55, flash_address(bank
, 0, pri_ext
->_unlock2
))) != ERROR_OK
)
731 if ((retval
= cfi_send_command(bank
, 0x80, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
736 if ((retval
= cfi_send_command(bank
, 0xaa, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
741 if ((retval
= cfi_send_command(bank
, 0x55, flash_address(bank
, 0, pri_ext
->_unlock2
))) != ERROR_OK
)
746 if ((retval
= cfi_send_command(bank
, 0x30, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
751 if (cfi_spansion_wait_status_busy(bank
, 1000 * (1 << cfi_info
->block_erase_timeout_typ
)) == ERROR_OK
)
752 bank
->sectors
[i
].is_erased
= 1;
755 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
760 LOG_ERROR("couldn't erase block %i of flash bank at base 0x%" PRIx32
, i
, bank
->base
);
761 return ERROR_FLASH_OPERATION_FAILED
;
765 return cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0));
768 static int cfi_erase(struct flash_bank
*bank
, int first
, int last
)
770 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
772 if (bank
->target
->state
!= TARGET_HALTED
)
774 LOG_ERROR("Target not halted");
775 return ERROR_TARGET_NOT_HALTED
;
778 if ((first
< 0) || (last
< first
) || (last
>= bank
->num_sectors
))
780 return ERROR_FLASH_SECTOR_INVALID
;
783 if (cfi_info
->qry
[0] != 'Q')
784 return ERROR_FLASH_BANK_NOT_PROBED
;
786 switch (cfi_info
->pri_id
)
790 return cfi_intel_erase(bank
, first
, last
);
793 return cfi_spansion_erase(bank
, first
, last
);
796 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
803 static int cfi_intel_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
806 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
807 struct cfi_intel_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
808 struct target
*target
= bank
->target
; /* FIXME: to be removed */
809 uint8_t command
[CFI_MAX_BUS_WIDTH
]; /* FIXME: to be removed */
813 /* if the device supports neither legacy lock/unlock (bit 3) nor
814 * instant individual block locking (bit 5).
816 if (!(pri_ext
->feature_support
& 0x28))
817 return ERROR_FLASH_OPERATION_FAILED
;
819 cfi_intel_clear_status_register(bank
);
821 for (i
= first
; i
<= last
; i
++)
823 cfi_command(bank
, 0x60, command
); /* FIXME: to be removed */
824 LOG_DEBUG("address: 0x%4.4" PRIx32
", command: 0x%4.4" PRIx32
, flash_address(bank
, i
, 0x0), target_buffer_get_u32(target
, command
));
825 if ((retval
= cfi_send_command(bank
, 0x60, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
831 cfi_command(bank
, 0x01, command
); /* FIXME: to be removed */
832 LOG_DEBUG("address: 0x%4.4" PRIx32
", command: 0x%4.4" PRIx32
, flash_address(bank
, i
, 0x0), target_buffer_get_u32(target
, command
));
833 if ((retval
= cfi_send_command(bank
, 0x01, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
837 bank
->sectors
[i
].is_protected
= 1;
841 cfi_command(bank
, 0xd0, command
); /* FIXME: to be removed */
842 LOG_DEBUG("address: 0x%4.4" PRIx32
", command: 0x%4.4" PRIx32
, flash_address(bank
, i
, 0x0), target_buffer_get_u32(target
, command
));
843 if ((retval
= cfi_send_command(bank
, 0xd0, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
847 bank
->sectors
[i
].is_protected
= 0;
850 /* instant individual block locking doesn't require reading of the status register */
851 if (!(pri_ext
->feature_support
& 0x20))
853 /* Clear lock bits operation may take up to 1.4s */
854 cfi_intel_wait_status_busy(bank
, 1400);
858 uint8_t block_status
;
859 /* read block lock bit, to verify status */
860 if ((retval
= cfi_send_command(bank
, 0x90, flash_address(bank
, 0, 0x55))) != ERROR_OK
)
864 block_status
= cfi_get_u8(bank
, i
, 0x2);
866 if ((block_status
& 0x1) != set
)
868 LOG_ERROR("couldn't change block lock status (set = %i, block_status = 0x%2.2x)", set
, block_status
);
869 if ((retval
= cfi_send_command(bank
, 0x70, flash_address(bank
, 0, 0x55))) != ERROR_OK
)
873 cfi_intel_wait_status_busy(bank
, 10);
876 return ERROR_FLASH_OPERATION_FAILED
;
886 /* if the device doesn't support individual block lock bits set/clear,
887 * all blocks have been unlocked in parallel, so we set those that should be protected
889 if ((!set
) && (!(pri_ext
->feature_support
& 0x20)))
891 /* FIX!!! this code path is broken!!!
893 * The correct approach is:
895 * 1. read out current protection status
897 * 2. override read out protection status w/unprotected.
899 * 3. re-protect what should be protected.
902 for (i
= 0; i
< bank
->num_sectors
; i
++)
904 if (bank
->sectors
[i
].is_protected
== 1)
906 cfi_intel_clear_status_register(bank
);
908 if ((retval
= cfi_send_command(bank
, 0x60, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
913 if ((retval
= cfi_send_command(bank
, 0x01, flash_address(bank
, i
, 0x0))) != ERROR_OK
)
918 cfi_intel_wait_status_busy(bank
, 100);
923 return cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0));
926 static int cfi_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
928 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
930 if (bank
->target
->state
!= TARGET_HALTED
)
932 LOG_ERROR("Target not halted");
933 return ERROR_TARGET_NOT_HALTED
;
936 if ((first
< 0) || (last
< first
) || (last
>= bank
->num_sectors
))
938 LOG_ERROR("Invalid sector range");
939 return ERROR_FLASH_SECTOR_INVALID
;
942 if (cfi_info
->qry
[0] != 'Q')
943 return ERROR_FLASH_BANK_NOT_PROBED
;
945 switch (cfi_info
->pri_id
)
949 return cfi_intel_protect(bank
, set
, first
, last
);
952 LOG_ERROR("protect: cfi primary command set %i unsupported", cfi_info
->pri_id
);
957 /* Convert code image to target endian */
958 /* FIXME create general block conversion fcts in target.c?) */
959 static void cfi_fix_code_endian(struct target
*target
, uint8_t *dest
, const uint32_t *src
, uint32_t count
)
962 for (i
= 0; i
< count
; i
++)
964 target_buffer_set_u32(target
, dest
, *src
);
970 static uint32_t cfi_command_val(struct flash_bank
*bank
, uint8_t cmd
)
972 struct target
*target
= bank
->target
;
974 uint8_t buf
[CFI_MAX_BUS_WIDTH
];
975 cfi_command(bank
, cmd
, buf
);
976 switch (bank
->bus_width
)
982 return target_buffer_get_u16(target
, buf
);
985 return target_buffer_get_u32(target
, buf
);
988 LOG_ERROR("Unsupported bank buswidth %d, can't do block memory writes", bank
->bus_width
);
993 static int cfi_intel_write_block(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t address
, uint32_t count
)
995 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
996 struct target
*target
= bank
->target
;
997 struct reg_param reg_params
[7];
998 struct arm_algorithm armv4_5_info
;
999 struct working_area
*source
;
1000 uint32_t buffer_size
= 32768;
1001 uint32_t write_command_val
, busy_pattern_val
, error_pattern_val
;
1003 /* algorithm register usage:
1004 * r0: source address (in RAM)
1005 * r1: target address (in Flash)
1007 * r3: flash write command
1008 * r4: status byte (returned to host)
1009 * r5: busy test pattern
1010 * r6: error test pattern
1013 static const uint32_t word_32_code
[] = {
1014 0xe4904004, /* loop: ldr r4, [r0], #4 */
1015 0xe5813000, /* str r3, [r1] */
1016 0xe5814000, /* str r4, [r1] */
1017 0xe5914000, /* busy: ldr r4, [r1] */
1018 0xe0047005, /* and r7, r4, r5 */
1019 0xe1570005, /* cmp r7, r5 */
1020 0x1afffffb, /* bne busy */
1021 0xe1140006, /* tst r4, r6 */
1022 0x1a000003, /* bne done */
1023 0xe2522001, /* subs r2, r2, #1 */
1024 0x0a000001, /* beq done */
1025 0xe2811004, /* add r1, r1 #4 */
1026 0xeafffff2, /* b loop */
1027 0xeafffffe /* done: b -2 */
1030 static const uint32_t word_16_code
[] = {
1031 0xe0d040b2, /* loop: ldrh r4, [r0], #2 */
1032 0xe1c130b0, /* strh r3, [r1] */
1033 0xe1c140b0, /* strh r4, [r1] */
1034 0xe1d140b0, /* busy ldrh r4, [r1] */
1035 0xe0047005, /* and r7, r4, r5 */
1036 0xe1570005, /* cmp r7, r5 */
1037 0x1afffffb, /* bne busy */
1038 0xe1140006, /* tst r4, r6 */
1039 0x1a000003, /* bne done */
1040 0xe2522001, /* subs r2, r2, #1 */
1041 0x0a000001, /* beq done */
1042 0xe2811002, /* add r1, r1 #2 */
1043 0xeafffff2, /* b loop */
1044 0xeafffffe /* done: b -2 */
1047 static const uint32_t word_8_code
[] = {
1048 0xe4d04001, /* loop: ldrb r4, [r0], #1 */
1049 0xe5c13000, /* strb r3, [r1] */
1050 0xe5c14000, /* strb r4, [r1] */
1051 0xe5d14000, /* busy ldrb r4, [r1] */
1052 0xe0047005, /* and r7, r4, r5 */
1053 0xe1570005, /* cmp r7, r5 */
1054 0x1afffffb, /* bne busy */
1055 0xe1140006, /* tst r4, r6 */
1056 0x1a000003, /* bne done */
1057 0xe2522001, /* subs r2, r2, #1 */
1058 0x0a000001, /* beq done */
1059 0xe2811001, /* add r1, r1 #1 */
1060 0xeafffff2, /* b loop */
1061 0xeafffffe /* done: b -2 */
1063 uint8_t target_code
[4*CFI_MAX_INTEL_CODESIZE
];
1064 const uint32_t *target_code_src
;
1065 uint32_t target_code_size
;
1066 int retval
= ERROR_OK
;
1069 cfi_intel_clear_status_register(bank
);
1071 armv4_5_info
.common_magic
= ARM_COMMON_MAGIC
;
1072 armv4_5_info
.core_mode
= ARM_MODE_SVC
;
1073 armv4_5_info
.core_state
= ARM_STATE_ARM
;
1075 /* If we are setting up the write_algorith, we need target_code_src */
1076 /* if not we only need target_code_size. */
1078 /* However, we don't want to create multiple code paths, so we */
1079 /* do the unecessary evaluation of target_code_src, which the */
1080 /* compiler will probably nicely optimize away if not needed */
1082 /* prepare algorithm code for target endian */
1083 switch (bank
->bus_width
)
1086 target_code_src
= word_8_code
;
1087 target_code_size
= sizeof(word_8_code
);
1090 target_code_src
= word_16_code
;
1091 target_code_size
= sizeof(word_16_code
);
1094 target_code_src
= word_32_code
;
1095 target_code_size
= sizeof(word_32_code
);
1098 LOG_ERROR("Unsupported bank buswidth %d, can't do block memory writes", bank
->bus_width
);
1099 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1102 /* flash write code */
1103 if (!cfi_info
->write_algorithm
)
1105 if (target_code_size
> sizeof(target_code
))
1107 LOG_WARNING("Internal error - target code buffer to small. Increase CFI_MAX_INTEL_CODESIZE and recompile.");
1108 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1110 cfi_fix_code_endian(target
, target_code
, target_code_src
, target_code_size
/ 4);
1112 /* Get memory for block write handler */
1113 retval
= target_alloc_working_area(target
, target_code_size
, &cfi_info
->write_algorithm
);
1114 if (retval
!= ERROR_OK
)
1116 LOG_WARNING("No working area available, can't do block memory writes");
1117 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1120 /* write algorithm code to working area */
1121 retval
= target_write_buffer(target
, cfi_info
->write_algorithm
->address
, target_code_size
, target_code
);
1122 if (retval
!= ERROR_OK
)
1124 LOG_ERROR("Unable to write block write code to target");
1129 /* Get a workspace buffer for the data to flash starting with 32k size.
1130 Half size until buffer would be smaller 256 Bytem then fail back */
1131 /* FIXME Why 256 bytes, why not 32 bytes (smallest flash write page */
1132 while (target_alloc_working_area_try(target
, buffer_size
, &source
) != ERROR_OK
)
1135 if (buffer_size
<= 256)
1137 LOG_WARNING("no large enough working area available, can't do block memory writes");
1138 retval
= ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1143 /* setup algo registers */
1144 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
);
1145 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
1146 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
);
1147 init_reg_param(®_params
[3], "r3", 32, PARAM_OUT
);
1148 init_reg_param(®_params
[4], "r4", 32, PARAM_IN
);
1149 init_reg_param(®_params
[5], "r5", 32, PARAM_OUT
);
1150 init_reg_param(®_params
[6], "r6", 32, PARAM_OUT
);
1152 /* prepare command and status register patterns */
1153 write_command_val
= cfi_command_val(bank
, 0x40);
1154 busy_pattern_val
= cfi_command_val(bank
, 0x80);
1155 error_pattern_val
= cfi_command_val(bank
, 0x7e);
1157 LOG_DEBUG("Using target buffer at 0x%08" PRIx32
" and of size 0x%04" PRIx32
, source
->address
, buffer_size
);
1159 /* Programming main loop */
1162 uint32_t thisrun_count
= (count
> buffer_size
) ? buffer_size
: count
;
1165 if ((retval
= target_write_buffer(target
, source
->address
, thisrun_count
, buffer
)) != ERROR_OK
)
1170 buf_set_u32(reg_params
[0].value
, 0, 32, source
->address
);
1171 buf_set_u32(reg_params
[1].value
, 0, 32, address
);
1172 buf_set_u32(reg_params
[2].value
, 0, 32, thisrun_count
/ bank
->bus_width
);
1174 buf_set_u32(reg_params
[3].value
, 0, 32, write_command_val
);
1175 buf_set_u32(reg_params
[5].value
, 0, 32, busy_pattern_val
);
1176 buf_set_u32(reg_params
[6].value
, 0, 32, error_pattern_val
);
1178 LOG_DEBUG("Write 0x%04" PRIx32
" bytes to flash at 0x%08" PRIx32
, thisrun_count
, address
);
1180 /* Execute algorithm, assume breakpoint for last instruction */
1181 retval
= target_run_algorithm(target
, 0, NULL
, 7, reg_params
,
1182 cfi_info
->write_algorithm
->address
,
1183 cfi_info
->write_algorithm
->address
+ target_code_size
- sizeof(uint32_t),
1184 10000, /* 10s should be enough for max. 32k of data */
1187 /* On failure try a fall back to direct word writes */
1188 if (retval
!= ERROR_OK
)
1190 cfi_intel_clear_status_register(bank
);
1191 LOG_ERROR("Execution of flash algorythm failed. Can't fall back. Please report.");
1192 retval
= ERROR_FLASH_OPERATION_FAILED
;
1193 /* retval = ERROR_TARGET_RESOURCE_NOT_AVAILABLE; */
1194 /* FIXME To allow fall back or recovery, we must save the actual status
1195 somewhere, so that a higher level code can start recovery. */
1199 /* Check return value from algo code */
1200 wsm_error
= buf_get_u32(reg_params
[4].value
, 0, 32) & error_pattern_val
;
1203 /* read status register (outputs debug inforation) */
1204 cfi_intel_wait_status_busy(bank
, 100);
1205 cfi_intel_clear_status_register(bank
);
1206 retval
= ERROR_FLASH_OPERATION_FAILED
;
1210 buffer
+= thisrun_count
;
1211 address
+= thisrun_count
;
1212 count
-= thisrun_count
;
1215 /* free up resources */
1218 target_free_working_area(target
, source
);
1220 if (cfi_info
->write_algorithm
)
1222 target_free_working_area(target
, cfi_info
->write_algorithm
);
1223 cfi_info
->write_algorithm
= NULL
;
1226 destroy_reg_param(®_params
[0]);
1227 destroy_reg_param(®_params
[1]);
1228 destroy_reg_param(®_params
[2]);
1229 destroy_reg_param(®_params
[3]);
1230 destroy_reg_param(®_params
[4]);
1231 destroy_reg_param(®_params
[5]);
1232 destroy_reg_param(®_params
[6]);
1237 static int cfi_spansion_write_block(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t address
, uint32_t count
)
1239 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1240 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
1241 struct target
*target
= bank
->target
;
1242 struct reg_param reg_params
[10];
1243 struct arm_algorithm armv4_5_info
;
1244 struct working_area
*source
;
1245 uint32_t buffer_size
= 32768;
1247 int retval
, retvaltemp
;
1248 int exit_code
= ERROR_OK
;
1250 /* input parameters - */
1251 /* R0 = source address */
1252 /* R1 = destination address */
1253 /* R2 = number of writes */
1254 /* R3 = flash write command */
1255 /* R4 = constant to mask DQ7 bits (also used for Dq5 with shift) */
1256 /* output parameters - */
1257 /* R5 = 0x80 ok 0x00 bad */
1258 /* temp registers - */
1259 /* R6 = value read from flash to test status */
1260 /* R7 = holding register */
1261 /* unlock registers - */
1262 /* R8 = unlock1_addr */
1263 /* R9 = unlock1_cmd */
1264 /* R10 = unlock2_addr */
1265 /* R11 = unlock2_cmd */
1267 static const uint32_t word_32_code
[] = {
1268 /* 00008100 <sp_32_code>: */
1269 0xe4905004, /* ldr r5, [r0], #4 */
1270 0xe5889000, /* str r9, [r8] */
1271 0xe58ab000, /* str r11, [r10] */
1272 0xe5883000, /* str r3, [r8] */
1273 0xe5815000, /* str r5, [r1] */
1274 0xe1a00000, /* nop */
1276 /* 00008110 <sp_32_busy>: */
1277 0xe5916000, /* ldr r6, [r1] */
1278 0xe0257006, /* eor r7, r5, r6 */
1279 0xe0147007, /* ands r7, r4, r7 */
1280 0x0a000007, /* beq 8140 <sp_32_cont> ; b if DQ7 == Data7 */
1281 0xe0166124, /* ands r6, r6, r4, lsr #2 */
1282 0x0afffff9, /* beq 8110 <sp_32_busy> ; b if DQ5 low */
1283 0xe5916000, /* ldr r6, [r1] */
1284 0xe0257006, /* eor r7, r5, r6 */
1285 0xe0147007, /* ands r7, r4, r7 */
1286 0x0a000001, /* beq 8140 <sp_32_cont> ; b if DQ7 == Data7 */
1287 0xe3a05000, /* mov r5, #0 ; 0x0 - return 0x00, error */
1288 0x1a000004, /* bne 8154 <sp_32_done> */
1290 /* 00008140 <sp_32_cont>: */
1291 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1292 0x03a05080, /* moveq r5, #128 ; 0x80 */
1293 0x0a000001, /* beq 8154 <sp_32_done> */
1294 0xe2811004, /* add r1, r1, #4 ; 0x4 */
1295 0xeaffffe8, /* b 8100 <sp_32_code> */
1297 /* 00008154 <sp_32_done>: */
1298 0xeafffffe /* b 8154 <sp_32_done> */
1301 static const uint32_t word_16_code
[] = {
1302 /* 00008158 <sp_16_code>: */
1303 0xe0d050b2, /* ldrh r5, [r0], #2 */
1304 0xe1c890b0, /* strh r9, [r8] */
1305 0xe1cab0b0, /* strh r11, [r10] */
1306 0xe1c830b0, /* strh r3, [r8] */
1307 0xe1c150b0, /* strh r5, [r1] */
1308 0xe1a00000, /* nop (mov r0,r0) */
1310 /* 00008168 <sp_16_busy>: */
1311 0xe1d160b0, /* ldrh r6, [r1] */
1312 0xe0257006, /* eor r7, r5, r6 */
1313 0xe0147007, /* ands r7, r4, r7 */
1314 0x0a000007, /* beq 8198 <sp_16_cont> */
1315 0xe0166124, /* ands r6, r6, r4, lsr #2 */
1316 0x0afffff9, /* beq 8168 <sp_16_busy> */
1317 0xe1d160b0, /* ldrh r6, [r1] */
1318 0xe0257006, /* eor r7, r5, r6 */
1319 0xe0147007, /* ands r7, r4, r7 */
1320 0x0a000001, /* beq 8198 <sp_16_cont> */
1321 0xe3a05000, /* mov r5, #0 ; 0x0 */
1322 0x1a000004, /* bne 81ac <sp_16_done> */
1324 /* 00008198 <sp_16_cont>: */
1325 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1326 0x03a05080, /* moveq r5, #128 ; 0x80 */
1327 0x0a000001, /* beq 81ac <sp_16_done> */
1328 0xe2811002, /* add r1, r1, #2 ; 0x2 */
1329 0xeaffffe8, /* b 8158 <sp_16_code> */
1331 /* 000081ac <sp_16_done>: */
1332 0xeafffffe /* b 81ac <sp_16_done> */
1335 static const uint32_t word_16_code_dq7only
[] = {
1337 0xe0d050b2, /* ldrh r5, [r0], #2 */
1338 0xe1c890b0, /* strh r9, [r8] */
1339 0xe1cab0b0, /* strh r11, [r10] */
1340 0xe1c830b0, /* strh r3, [r8] */
1341 0xe1c150b0, /* strh r5, [r1] */
1342 0xe1a00000, /* nop (mov r0,r0) */
1345 0xe1d160b0, /* ldrh r6, [r1] */
1346 0xe0257006, /* eor r7, r5, r6 */
1347 0xe2177080, /* ands r7, #0x80 */
1348 0x1afffffb, /* bne 8168 <sp_16_busy> */
1350 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1351 0x03a05080, /* moveq r5, #128 ; 0x80 */
1352 0x0a000001, /* beq 81ac <sp_16_done> */
1353 0xe2811002, /* add r1, r1, #2 ; 0x2 */
1354 0xeafffff0, /* b 8158 <sp_16_code> */
1356 /* 000081ac <sp_16_done>: */
1357 0xeafffffe /* b 81ac <sp_16_done> */
1360 static const uint32_t word_8_code
[] = {
1361 /* 000081b0 <sp_16_code_end>: */
1362 0xe4d05001, /* ldrb r5, [r0], #1 */
1363 0xe5c89000, /* strb r9, [r8] */
1364 0xe5cab000, /* strb r11, [r10] */
1365 0xe5c83000, /* strb r3, [r8] */
1366 0xe5c15000, /* strb r5, [r1] */
1367 0xe1a00000, /* nop (mov r0,r0) */
1369 /* 000081c0 <sp_8_busy>: */
1370 0xe5d16000, /* ldrb r6, [r1] */
1371 0xe0257006, /* eor r7, r5, r6 */
1372 0xe0147007, /* ands r7, r4, r7 */
1373 0x0a000007, /* beq 81f0 <sp_8_cont> */
1374 0xe0166124, /* ands r6, r6, r4, lsr #2 */
1375 0x0afffff9, /* beq 81c0 <sp_8_busy> */
1376 0xe5d16000, /* ldrb r6, [r1] */
1377 0xe0257006, /* eor r7, r5, r6 */
1378 0xe0147007, /* ands r7, r4, r7 */
1379 0x0a000001, /* beq 81f0 <sp_8_cont> */
1380 0xe3a05000, /* mov r5, #0 ; 0x0 */
1381 0x1a000004, /* bne 8204 <sp_8_done> */
1383 /* 000081f0 <sp_8_cont>: */
1384 0xe2522001, /* subs r2, r2, #1 ; 0x1 */
1385 0x03a05080, /* moveq r5, #128 ; 0x80 */
1386 0x0a000001, /* beq 8204 <sp_8_done> */
1387 0xe2811001, /* add r1, r1, #1 ; 0x1 */
1388 0xeaffffe8, /* b 81b0 <sp_16_code_end> */
1390 /* 00008204 <sp_8_done>: */
1391 0xeafffffe /* b 8204 <sp_8_done> */
1394 armv4_5_info
.common_magic
= ARM_COMMON_MAGIC
;
1395 armv4_5_info
.core_mode
= ARM_MODE_SVC
;
1396 armv4_5_info
.core_state
= ARM_STATE_ARM
;
1398 int target_code_size
;
1399 const uint32_t *target_code_src
;
1401 switch (bank
->bus_width
)
1404 target_code_src
= word_8_code
;
1405 target_code_size
= sizeof(word_8_code
);
1408 /* Check for DQ5 support */
1409 if( cfi_info
->status_poll_mask
& (1 << 5) )
1411 target_code_src
= word_16_code
;
1412 target_code_size
= sizeof(word_16_code
);
1416 /* No DQ5 support. Use DQ7 DATA# polling only. */
1417 target_code_src
= word_16_code_dq7only
;
1418 target_code_size
= sizeof(word_16_code_dq7only
);
1422 target_code_src
= word_32_code
;
1423 target_code_size
= sizeof(word_32_code
);
1426 LOG_ERROR("Unsupported bank buswidth %d, can't do block memory writes", bank
->bus_width
);
1427 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1430 /* flash write code */
1431 if (!cfi_info
->write_algorithm
)
1433 uint8_t *target_code
;
1435 /* convert bus-width dependent algorithm code to correct endiannes */
1436 target_code
= malloc(target_code_size
);
1437 cfi_fix_code_endian(target
, target_code
, target_code_src
, target_code_size
/ 4);
1439 /* allocate working area */
1440 retval
= target_alloc_working_area(target
, target_code_size
,
1441 &cfi_info
->write_algorithm
);
1442 if (retval
!= ERROR_OK
)
1448 /* write algorithm code to working area */
1449 if ((retval
= target_write_buffer(target
, cfi_info
->write_algorithm
->address
,
1450 target_code_size
, target_code
)) != ERROR_OK
)
1458 /* the following code still assumes target code is fixed 24*4 bytes */
1460 while (target_alloc_working_area_try(target
, buffer_size
, &source
) != ERROR_OK
)
1463 if (buffer_size
<= 256)
1465 /* if we already allocated the writing code, but failed to get a buffer, free the algorithm */
1466 if (cfi_info
->write_algorithm
)
1467 target_free_working_area(target
, cfi_info
->write_algorithm
);
1469 LOG_WARNING("not enough working area available, can't do block memory writes");
1470 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1474 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
);
1475 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
1476 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
);
1477 init_reg_param(®_params
[3], "r3", 32, PARAM_OUT
);
1478 init_reg_param(®_params
[4], "r4", 32, PARAM_OUT
);
1479 init_reg_param(®_params
[5], "r5", 32, PARAM_IN
);
1480 init_reg_param(®_params
[6], "r8", 32, PARAM_OUT
);
1481 init_reg_param(®_params
[7], "r9", 32, PARAM_OUT
);
1482 init_reg_param(®_params
[8], "r10", 32, PARAM_OUT
);
1483 init_reg_param(®_params
[9], "r11", 32, PARAM_OUT
);
1487 uint32_t thisrun_count
= (count
> buffer_size
) ? buffer_size
: count
;
1489 retvaltemp
= target_write_buffer(target
, source
->address
, thisrun_count
, buffer
);
1491 buf_set_u32(reg_params
[0].value
, 0, 32, source
->address
);
1492 buf_set_u32(reg_params
[1].value
, 0, 32, address
);
1493 buf_set_u32(reg_params
[2].value
, 0, 32, thisrun_count
/ bank
->bus_width
);
1494 buf_set_u32(reg_params
[3].value
, 0, 32, cfi_command_val(bank
, 0xA0));
1495 buf_set_u32(reg_params
[4].value
, 0, 32, cfi_command_val(bank
, 0x80));
1496 buf_set_u32(reg_params
[6].value
, 0, 32, flash_address(bank
, 0, pri_ext
->_unlock1
));
1497 buf_set_u32(reg_params
[7].value
, 0, 32, 0xaaaaaaaa);
1498 buf_set_u32(reg_params
[8].value
, 0, 32, flash_address(bank
, 0, pri_ext
->_unlock2
));
1499 buf_set_u32(reg_params
[9].value
, 0, 32, 0x55555555);
1501 retval
= target_run_algorithm(target
, 0, NULL
, 10, reg_params
,
1502 cfi_info
->write_algorithm
->address
,
1503 cfi_info
->write_algorithm
->address
+ ((target_code_size
) - 4),
1504 10000, &armv4_5_info
);
1506 status
= buf_get_u32(reg_params
[5].value
, 0, 32);
1508 if ((retval
!= ERROR_OK
) || (retvaltemp
!= ERROR_OK
) || status
!= 0x80)
1510 LOG_DEBUG("status: 0x%" PRIx32
, status
);
1511 exit_code
= ERROR_FLASH_OPERATION_FAILED
;
1515 buffer
+= thisrun_count
;
1516 address
+= thisrun_count
;
1517 count
-= thisrun_count
;
1520 target_free_all_working_areas(target
);
1522 destroy_reg_param(®_params
[0]);
1523 destroy_reg_param(®_params
[1]);
1524 destroy_reg_param(®_params
[2]);
1525 destroy_reg_param(®_params
[3]);
1526 destroy_reg_param(®_params
[4]);
1527 destroy_reg_param(®_params
[5]);
1528 destroy_reg_param(®_params
[6]);
1529 destroy_reg_param(®_params
[7]);
1530 destroy_reg_param(®_params
[8]);
1531 destroy_reg_param(®_params
[9]);
1536 static int cfi_intel_write_word(struct flash_bank
*bank
, uint8_t *word
, uint32_t address
)
1539 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1540 struct target
*target
= bank
->target
;
1542 cfi_intel_clear_status_register(bank
);
1543 if ((retval
= cfi_send_command(bank
, 0x40, address
)) != ERROR_OK
)
1548 if ((retval
= target_write_memory(target
, address
, bank
->bus_width
, 1, word
)) != ERROR_OK
)
1553 if (cfi_intel_wait_status_busy(bank
, 1000 * (1 << cfi_info
->word_write_timeout_max
)) != 0x80)
1555 if ((retval
= cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
1560 LOG_ERROR("couldn't write word at base 0x%" PRIx32
", address %" PRIx32
, bank
->base
, address
);
1561 return ERROR_FLASH_OPERATION_FAILED
;
1567 static int cfi_intel_write_words(struct flash_bank
*bank
, uint8_t *word
, uint32_t wordcount
, uint32_t address
)
1570 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1571 struct target
*target
= bank
->target
;
1573 /* Calculate buffer size and boundary mask */
1574 /* buffersize is (buffer size per chip) * (number of chips) */
1575 /* bufferwsize is buffersize in words */
1576 uint32_t buffersize
= (1UL << cfi_info
->max_buf_write_size
) * (bank
->bus_width
/ bank
->chip_width
);
1577 uint32_t buffermask
= buffersize
-1;
1578 uint32_t bufferwsize
= buffersize
/ bank
->bus_width
;
1580 /* Check for valid range */
1581 if (address
& buffermask
)
1583 LOG_ERROR("Write address at base 0x%" PRIx32
", address %" PRIx32
" not aligned to 2^%d boundary",
1584 bank
->base
, address
, cfi_info
->max_buf_write_size
);
1585 return ERROR_FLASH_OPERATION_FAILED
;
1588 /* Check for valid size */
1589 if (wordcount
> bufferwsize
)
1591 LOG_ERROR("Number of data words %" PRId32
" exceeds available buffersize %" PRId32
, wordcount
, buffersize
);
1592 return ERROR_FLASH_OPERATION_FAILED
;
1595 /* Write to flash buffer */
1596 cfi_intel_clear_status_register(bank
);
1598 /* Initiate buffer operation _*/
1599 if ((retval
= cfi_send_command(bank
, 0xe8, address
)) != ERROR_OK
)
1603 if (cfi_intel_wait_status_busy(bank
, 1000 * (1 << cfi_info
->buf_write_timeout_max
)) != 0x80)
1605 if ((retval
= cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
1610 LOG_ERROR("couldn't start buffer write operation at base 0x%" PRIx32
", address %" PRIx32
, bank
->base
, address
);
1611 return ERROR_FLASH_OPERATION_FAILED
;
1614 /* Write buffer wordcount-1 and data words */
1615 if ((retval
= cfi_send_command(bank
, bufferwsize
-1, address
)) != ERROR_OK
)
1620 if ((retval
= target_write_memory(target
, address
, bank
->bus_width
, bufferwsize
, word
)) != ERROR_OK
)
1625 /* Commit write operation */
1626 if ((retval
= cfi_send_command(bank
, 0xd0, address
)) != ERROR_OK
)
1630 if (cfi_intel_wait_status_busy(bank
, 1000 * (1 << cfi_info
->buf_write_timeout_max
)) != 0x80)
1632 if ((retval
= cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
1637 LOG_ERROR("Buffer write at base 0x%" PRIx32
", address %" PRIx32
" failed.", bank
->base
, address
);
1638 return ERROR_FLASH_OPERATION_FAILED
;
1644 static int cfi_spansion_write_word(struct flash_bank
*bank
, uint8_t *word
, uint32_t address
)
1647 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1648 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
1649 struct target
*target
= bank
->target
;
1651 if ((retval
= cfi_send_command(bank
, 0xaa, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
1656 if ((retval
= cfi_send_command(bank
, 0x55, flash_address(bank
, 0, pri_ext
->_unlock2
))) != ERROR_OK
)
1661 if ((retval
= cfi_send_command(bank
, 0xa0, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
1666 if ((retval
= target_write_memory(target
, address
, bank
->bus_width
, 1, word
)) != ERROR_OK
)
1671 if (cfi_spansion_wait_status_busy(bank
, 1000 * (1 << cfi_info
->word_write_timeout_max
)) != ERROR_OK
)
1673 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
1678 LOG_ERROR("couldn't write word at base 0x%" PRIx32
", address %" PRIx32
, bank
->base
, address
);
1679 return ERROR_FLASH_OPERATION_FAILED
;
1685 static int cfi_spansion_write_words(struct flash_bank
*bank
, uint8_t *word
, uint32_t wordcount
, uint32_t address
)
1688 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1689 struct target
*target
= bank
->target
;
1690 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
1692 /* Calculate buffer size and boundary mask */
1693 /* buffersize is (buffer size per chip) * (number of chips) */
1694 /* bufferwsize is buffersize in words */
1695 uint32_t buffersize
= (1UL << cfi_info
->max_buf_write_size
) * (bank
->bus_width
/ bank
->chip_width
);
1696 uint32_t buffermask
= buffersize
-1;
1697 uint32_t bufferwsize
= buffersize
/ bank
->bus_width
;
1699 /* Check for valid range */
1700 if (address
& buffermask
)
1702 LOG_ERROR("Write address at base 0x%" PRIx32
", address %" PRIx32
" not aligned to 2^%d boundary", bank
->base
, address
, cfi_info
->max_buf_write_size
);
1703 return ERROR_FLASH_OPERATION_FAILED
;
1706 /* Check for valid size */
1707 if (wordcount
> bufferwsize
)
1709 LOG_ERROR("Number of data words %" PRId32
" exceeds available buffersize %" PRId32
, wordcount
, buffersize
);
1710 return ERROR_FLASH_OPERATION_FAILED
;
1714 if ((retval
= cfi_send_command(bank
, 0xaa, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
1719 if ((retval
= cfi_send_command(bank
, 0x55, flash_address(bank
, 0, pri_ext
->_unlock2
))) != ERROR_OK
)
1724 // Buffer load command
1725 if ((retval
= cfi_send_command(bank
, 0x25, address
)) != ERROR_OK
)
1730 /* Write buffer wordcount-1 and data words */
1731 if ((retval
= cfi_send_command(bank
, bufferwsize
-1, address
)) != ERROR_OK
)
1736 if ((retval
= target_write_memory(target
, address
, bank
->bus_width
, bufferwsize
, word
)) != ERROR_OK
)
1741 /* Commit write operation */
1742 if ((retval
= cfi_send_command(bank
, 0x29, address
)) != ERROR_OK
)
1747 if (cfi_spansion_wait_status_busy(bank
, 1000 * (1 << cfi_info
->word_write_timeout_max
)) != ERROR_OK
)
1749 if ((retval
= cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0))) != ERROR_OK
)
1754 LOG_ERROR("couldn't write block at base 0x%" PRIx32
", address %" PRIx32
", size %" PRIx32
, bank
->base
, address
, bufferwsize
);
1755 return ERROR_FLASH_OPERATION_FAILED
;
1761 static int cfi_write_word(struct flash_bank
*bank
, uint8_t *word
, uint32_t address
)
1763 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1765 switch (cfi_info
->pri_id
)
1769 return cfi_intel_write_word(bank
, word
, address
);
1772 return cfi_spansion_write_word(bank
, word
, address
);
1775 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
1779 return ERROR_FLASH_OPERATION_FAILED
;
1782 static int cfi_write_words(struct flash_bank
*bank
, uint8_t *word
, uint32_t wordcount
, uint32_t address
)
1784 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1786 switch (cfi_info
->pri_id
)
1790 return cfi_intel_write_words(bank
, word
, wordcount
, address
);
1793 return cfi_spansion_write_words(bank
, word
, wordcount
, address
);
1796 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
1800 return ERROR_FLASH_OPERATION_FAILED
;
1803 static int cfi_read(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t offset
, uint32_t count
)
1805 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1806 struct target
*target
= bank
->target
;
1807 uint32_t address
= bank
->base
+ offset
;
1809 int align
; /* number of unaligned bytes */
1810 uint8_t current_word
[CFI_MAX_BUS_WIDTH
];
1814 LOG_DEBUG("reading buffer of %i byte at 0x%8.8x",
1815 (int)count
, (unsigned)offset
);
1817 if (bank
->target
->state
!= TARGET_HALTED
)
1819 LOG_ERROR("Target not halted");
1820 return ERROR_TARGET_NOT_HALTED
;
1823 if (offset
+ count
> bank
->size
)
1824 return ERROR_FLASH_DST_OUT_OF_BANK
;
1826 if (cfi_info
->qry
[0] != 'Q')
1827 return ERROR_FLASH_BANK_NOT_PROBED
;
1829 /* start at the first byte of the first word (bus_width size) */
1830 read_p
= address
& ~(bank
->bus_width
- 1);
1831 if ((align
= address
- read_p
) != 0)
1833 LOG_INFO("Fixup %d unaligned read head bytes", align
);
1835 /* read a complete word from flash */
1836 if ((retval
= target_read_memory(target
, read_p
, bank
->bus_width
, 1, current_word
)) != ERROR_OK
)
1839 /* take only bytes we need */
1840 for (i
= align
; (i
< bank
->bus_width
) && (count
> 0); i
++, count
--)
1841 *buffer
++ = current_word
[i
];
1843 read_p
+= bank
->bus_width
;
1846 align
= count
/ bank
->bus_width
;
1849 if ((retval
= target_read_memory(target
, read_p
, bank
->bus_width
, align
, buffer
)) != ERROR_OK
)
1852 read_p
+= align
* bank
->bus_width
;
1853 buffer
+= align
* bank
->bus_width
;
1854 count
-= align
* bank
->bus_width
;
1859 LOG_INFO("Fixup %d unaligned read tail bytes", count
);
1861 /* read a complete word from flash */
1862 if ((retval
= target_read_memory(target
, read_p
, bank
->bus_width
, 1, current_word
)) != ERROR_OK
)
1865 /* take only bytes we need */
1866 for (i
= 0; (i
< bank
->bus_width
) && (count
> 0); i
++, count
--)
1867 *buffer
++ = current_word
[i
];
1873 static int cfi_write(struct flash_bank
*bank
, uint8_t *buffer
, uint32_t offset
, uint32_t count
)
1875 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
1876 struct target
*target
= bank
->target
;
1877 uint32_t address
= bank
->base
+ offset
; /* address of first byte to be programmed */
1879 int align
; /* number of unaligned bytes */
1880 int blk_count
; /* number of bus_width bytes for block copy */
1881 uint8_t current_word
[CFI_MAX_BUS_WIDTH
* 4]; /* word (bus_width size) currently being programmed */
1885 if (bank
->target
->state
!= TARGET_HALTED
)
1887 LOG_ERROR("Target not halted");
1888 return ERROR_TARGET_NOT_HALTED
;
1891 if (offset
+ count
> bank
->size
)
1892 return ERROR_FLASH_DST_OUT_OF_BANK
;
1894 if (cfi_info
->qry
[0] != 'Q')
1895 return ERROR_FLASH_BANK_NOT_PROBED
;
1897 /* start at the first byte of the first word (bus_width size) */
1898 write_p
= address
& ~(bank
->bus_width
- 1);
1899 if ((align
= address
- write_p
) != 0)
1901 LOG_INFO("Fixup %d unaligned head bytes", align
);
1903 /* read a complete word from flash */
1904 if ((retval
= target_read_memory(target
, write_p
, bank
->bus_width
, 1, current_word
)) != ERROR_OK
)
1907 /* replace only bytes that must be written */
1908 for (i
= align
; (i
< bank
->bus_width
) && (count
> 0); i
++, count
--)
1909 current_word
[i
] = *buffer
++;
1911 retval
= cfi_write_word(bank
, current_word
, write_p
);
1912 if (retval
!= ERROR_OK
)
1914 write_p
+= bank
->bus_width
;
1917 /* handle blocks of bus_size aligned bytes */
1918 blk_count
= count
& ~(bank
->bus_width
- 1); /* round down, leave tail bytes */
1919 switch (cfi_info
->pri_id
)
1921 /* try block writes (fails without working area) */
1924 retval
= cfi_intel_write_block(bank
, buffer
, write_p
, blk_count
);
1927 retval
= cfi_spansion_write_block(bank
, buffer
, write_p
, blk_count
);
1930 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
1931 retval
= ERROR_FLASH_OPERATION_FAILED
;
1934 if (retval
== ERROR_OK
)
1936 /* Increment pointers and decrease count on succesful block write */
1937 buffer
+= blk_count
;
1938 write_p
+= blk_count
;
1943 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
1945 /* Calculate buffer size and boundary mask */
1946 /* buffersize is (buffer size per chip) * (number of chips) */
1947 /* bufferwsize is buffersize in words */
1948 uint32_t buffersize
= (1UL << cfi_info
->max_buf_write_size
) * (bank
->bus_width
/ bank
->chip_width
);
1949 uint32_t buffermask
= buffersize
-1;
1950 uint32_t bufferwsize
= buffersize
/ bank
->bus_width
;
1952 /* fall back to memory writes */
1953 while (count
>= (uint32_t)bank
->bus_width
)
1956 if ((write_p
& 0xff) == 0)
1958 LOG_INFO("Programming at %08" PRIx32
", count %08" PRIx32
" bytes remaining", write_p
, count
);
1961 if ((bufferwsize
> 0) && (count
>= buffersize
) && !(write_p
& buffermask
))
1963 retval
= cfi_write_words(bank
, buffer
, bufferwsize
, write_p
);
1964 if (retval
== ERROR_OK
)
1966 buffer
+= buffersize
;
1967 write_p
+= buffersize
;
1968 count
-= buffersize
;
1972 /* try the slow way? */
1975 for (i
= 0; i
< bank
->bus_width
; i
++)
1976 current_word
[i
] = *buffer
++;
1978 retval
= cfi_write_word(bank
, current_word
, write_p
);
1979 if (retval
!= ERROR_OK
)
1982 write_p
+= bank
->bus_width
;
1983 count
-= bank
->bus_width
;
1991 /* return to read array mode, so we can read from flash again for padding */
1992 if ((retval
= cfi_reset(bank
)) != ERROR_OK
)
1997 /* handle unaligned tail bytes */
2000 LOG_INFO("Fixup %" PRId32
" unaligned tail bytes", count
);
2002 /* read a complete word from flash */
2003 if ((retval
= target_read_memory(target
, write_p
, bank
->bus_width
, 1, current_word
)) != ERROR_OK
)
2006 /* replace only bytes that must be written */
2007 for (i
= 0; (i
< bank
->bus_width
) && (count
> 0); i
++, count
--)
2008 current_word
[i
] = *buffer
++;
2010 retval
= cfi_write_word(bank
, current_word
, write_p
);
2011 if (retval
!= ERROR_OK
)
2015 /* return to read array mode */
2016 return cfi_reset(bank
);
2019 static void cfi_fixup_atmel_reversed_erase_regions(struct flash_bank
*bank
, void *param
)
2022 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2023 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
2025 pri_ext
->_reversed_geometry
= 1;
2028 static void cfi_fixup_0002_erase_regions(struct flash_bank
*bank
, void *param
)
2031 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2032 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
2035 if ((pri_ext
->_reversed_geometry
) || (pri_ext
->TopBottom
== 3))
2037 LOG_DEBUG("swapping reversed erase region information on cmdset 0002 device");
2039 for (i
= 0; i
< cfi_info
->num_erase_regions
/ 2; i
++)
2041 int j
= (cfi_info
->num_erase_regions
- 1) - i
;
2044 swap
= cfi_info
->erase_region_info
[i
];
2045 cfi_info
->erase_region_info
[i
] = cfi_info
->erase_region_info
[j
];
2046 cfi_info
->erase_region_info
[j
] = swap
;
2051 static void cfi_fixup_0002_unlock_addresses(struct flash_bank
*bank
, void *param
)
2053 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2054 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
2055 struct cfi_unlock_addresses
*unlock_addresses
= param
;
2057 pri_ext
->_unlock1
= unlock_addresses
->unlock1
;
2058 pri_ext
->_unlock2
= unlock_addresses
->unlock2
;
2062 static int cfi_query_string(struct flash_bank
*bank
, int address
)
2064 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2067 if ((retval
= cfi_send_command(bank
, 0x98, flash_address(bank
, 0, address
))) != ERROR_OK
)
2072 cfi_info
->qry
[0] = cfi_query_u8(bank
, 0, 0x10);
2073 cfi_info
->qry
[1] = cfi_query_u8(bank
, 0, 0x11);
2074 cfi_info
->qry
[2] = cfi_query_u8(bank
, 0, 0x12);
2076 LOG_DEBUG("CFI qry returned: 0x%2.2x 0x%2.2x 0x%2.2x", cfi_info
->qry
[0], cfi_info
->qry
[1], cfi_info
->qry
[2]);
2078 if ((cfi_info
->qry
[0] != 'Q') || (cfi_info
->qry
[1] != 'R') || (cfi_info
->qry
[2] != 'Y'))
2080 if ((retval
= cfi_reset(bank
)) != ERROR_OK
)
2084 LOG_ERROR("Could not probe bank: no QRY");
2085 return ERROR_FLASH_BANK_INVALID
;
2091 static int cfi_probe(struct flash_bank
*bank
)
2093 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2094 struct target
*target
= bank
->target
;
2095 int num_sectors
= 0;
2098 uint32_t unlock1
= 0x555;
2099 uint32_t unlock2
= 0x2aa;
2101 uint8_t value_buf0
[CFI_MAX_BUS_WIDTH
], value_buf1
[CFI_MAX_BUS_WIDTH
];
2103 if (bank
->target
->state
!= TARGET_HALTED
)
2105 LOG_ERROR("Target not halted");
2106 return ERROR_TARGET_NOT_HALTED
;
2109 cfi_info
->probed
= 0;
2111 /* JEDEC standard JESD21C uses 0x5555 and 0x2aaa as unlock addresses,
2112 * while CFI compatible AMD/Spansion flashes use 0x555 and 0x2aa
2114 if (cfi_info
->jedec_probe
)
2120 /* switch to read identifier codes mode ("AUTOSELECT") */
2121 if ((retval
= cfi_send_command(bank
, 0xaa, flash_address(bank
, 0, unlock1
))) != ERROR_OK
)
2125 if ((retval
= cfi_send_command(bank
, 0x55, flash_address(bank
, 0, unlock2
))) != ERROR_OK
)
2129 if ((retval
= cfi_send_command(bank
, 0x90, flash_address(bank
, 0, unlock1
))) != ERROR_OK
)
2134 if ((retval
= target_read_memory(target
, flash_address(bank
, 0, 0x00), bank
->bus_width
, 1, value_buf0
)) != ERROR_OK
)
2138 if ((retval
= target_read_memory(target
, flash_address(bank
, 0, 0x01), bank
->bus_width
, 1, value_buf1
)) != ERROR_OK
)
2142 switch (bank
->chip_width
) {
2144 cfi_info
->manufacturer
= *value_buf0
;
2145 cfi_info
->device_id
= *value_buf1
;
2148 cfi_info
->manufacturer
= target_buffer_get_u16(target
, value_buf0
);
2149 cfi_info
->device_id
= target_buffer_get_u16(target
, value_buf1
);
2152 cfi_info
->manufacturer
= target_buffer_get_u32(target
, value_buf0
);
2153 cfi_info
->device_id
= target_buffer_get_u32(target
, value_buf1
);
2156 LOG_ERROR("Unsupported bank chipwidth %d, can't probe memory", bank
->chip_width
);
2157 return ERROR_FLASH_OPERATION_FAILED
;
2160 LOG_INFO("Flash Manufacturer/Device: 0x%04x 0x%04x", cfi_info
->manufacturer
, cfi_info
->device_id
);
2161 /* switch back to read array mode */
2162 if ((retval
= cfi_reset(bank
)) != ERROR_OK
)
2167 /* check device/manufacturer ID for known non-CFI flashes. */
2168 cfi_fixup_non_cfi(bank
);
2170 /* query only if this is a CFI compatible flash,
2171 * otherwise the relevant info has already been filled in
2173 if (cfi_info
->not_cfi
== 0)
2177 /* enter CFI query mode
2178 * according to JEDEC Standard No. 68.01,
2179 * a single bus sequence with address = 0x55, data = 0x98 should put
2180 * the device into CFI query mode.
2182 * SST flashes clearly violate this, and we will consider them incompatbile for now
2185 retval
= cfi_query_string(bank
, 0x55);
2186 if (retval
!= ERROR_OK
)
2189 * Spansion S29WS-N CFI query fix is to try 0x555 if 0x55 fails. Should
2190 * be harmless enough:
2192 * http://www.infradead.org/pipermail/linux-mtd/2005-September/013618.html
2194 LOG_USER("Try workaround w/0x555 instead of 0x55 to get QRY.");
2195 retval
= cfi_query_string(bank
, 0x555);
2197 if (retval
!= ERROR_OK
)
2200 cfi_info
->pri_id
= cfi_query_u16(bank
, 0, 0x13);
2201 cfi_info
->pri_addr
= cfi_query_u16(bank
, 0, 0x15);
2202 cfi_info
->alt_id
= cfi_query_u16(bank
, 0, 0x17);
2203 cfi_info
->alt_addr
= cfi_query_u16(bank
, 0, 0x19);
2205 LOG_DEBUG("qry: '%c%c%c', pri_id: 0x%4.4x, pri_addr: 0x%4.4x, alt_id: 0x%4.4x, alt_addr: 0x%4.4x", cfi_info
->qry
[0], cfi_info
->qry
[1], cfi_info
->qry
[2], cfi_info
->pri_id
, cfi_info
->pri_addr
, cfi_info
->alt_id
, cfi_info
->alt_addr
);
2207 cfi_info
->vcc_min
= cfi_query_u8(bank
, 0, 0x1b);
2208 cfi_info
->vcc_max
= cfi_query_u8(bank
, 0, 0x1c);
2209 cfi_info
->vpp_min
= cfi_query_u8(bank
, 0, 0x1d);
2210 cfi_info
->vpp_max
= cfi_query_u8(bank
, 0, 0x1e);
2211 cfi_info
->word_write_timeout_typ
= cfi_query_u8(bank
, 0, 0x1f);
2212 cfi_info
->buf_write_timeout_typ
= cfi_query_u8(bank
, 0, 0x20);
2213 cfi_info
->block_erase_timeout_typ
= cfi_query_u8(bank
, 0, 0x21);
2214 cfi_info
->chip_erase_timeout_typ
= cfi_query_u8(bank
, 0, 0x22);
2215 cfi_info
->word_write_timeout_max
= cfi_query_u8(bank
, 0, 0x23);
2216 cfi_info
->buf_write_timeout_max
= cfi_query_u8(bank
, 0, 0x24);
2217 cfi_info
->block_erase_timeout_max
= cfi_query_u8(bank
, 0, 0x25);
2218 cfi_info
->chip_erase_timeout_max
= cfi_query_u8(bank
, 0, 0x26);
2220 LOG_DEBUG("Vcc min: %x.%x, Vcc max: %x.%x, Vpp min: %u.%x, Vpp max: %u.%x",
2221 (cfi_info
->vcc_min
& 0xf0) >> 4, cfi_info
->vcc_min
& 0x0f,
2222 (cfi_info
->vcc_max
& 0xf0) >> 4, cfi_info
->vcc_max
& 0x0f,
2223 (cfi_info
->vpp_min
& 0xf0) >> 4, cfi_info
->vpp_min
& 0x0f,
2224 (cfi_info
->vpp_max
& 0xf0) >> 4, cfi_info
->vpp_max
& 0x0f);
2225 LOG_DEBUG("typ. word write timeout: %u, typ. buf write timeout: %u, typ. block erase timeout: %u, typ. chip erase timeout: %u", 1 << cfi_info
->word_write_timeout_typ
, 1 << cfi_info
->buf_write_timeout_typ
,
2226 1 << cfi_info
->block_erase_timeout_typ
, 1 << cfi_info
->chip_erase_timeout_typ
);
2227 LOG_DEBUG("max. word write timeout: %u, max. buf write timeout: %u, max. block erase timeout: %u, max. chip erase timeout: %u", (1 << cfi_info
->word_write_timeout_max
) * (1 << cfi_info
->word_write_timeout_typ
),
2228 (1 << cfi_info
->buf_write_timeout_max
) * (1 << cfi_info
->buf_write_timeout_typ
),
2229 (1 << cfi_info
->block_erase_timeout_max
) * (1 << cfi_info
->block_erase_timeout_typ
),
2230 (1 << cfi_info
->chip_erase_timeout_max
) * (1 << cfi_info
->chip_erase_timeout_typ
));
2232 cfi_info
->dev_size
= 1 << cfi_query_u8(bank
, 0, 0x27);
2233 cfi_info
->interface_desc
= cfi_query_u16(bank
, 0, 0x28);
2234 cfi_info
->max_buf_write_size
= cfi_query_u16(bank
, 0, 0x2a);
2235 cfi_info
->num_erase_regions
= cfi_query_u8(bank
, 0, 0x2c);
2237 LOG_DEBUG("size: 0x%" PRIx32
", interface desc: %i, max buffer write size: %x", cfi_info
->dev_size
, cfi_info
->interface_desc
, (1 << cfi_info
->max_buf_write_size
));
2239 if (cfi_info
->num_erase_regions
)
2241 cfi_info
->erase_region_info
= malloc(4 * cfi_info
->num_erase_regions
);
2242 for (i
= 0; i
< cfi_info
->num_erase_regions
; i
++)
2244 cfi_info
->erase_region_info
[i
] = cfi_query_u32(bank
, 0, 0x2d + (4 * i
));
2245 LOG_DEBUG("erase region[%i]: %" PRIu32
" blocks of size 0x%" PRIx32
"",
2247 (cfi_info
->erase_region_info
[i
] & 0xffff) + 1,
2248 (cfi_info
->erase_region_info
[i
] >> 16) * 256);
2253 cfi_info
->erase_region_info
= NULL
;
2256 /* We need to read the primary algorithm extended query table before calculating
2257 * the sector layout to be able to apply fixups
2259 switch (cfi_info
->pri_id
)
2261 /* Intel command set (standard and extended) */
2264 cfi_read_intel_pri_ext(bank
);
2266 /* AMD/Spansion, Atmel, ... command set */
2268 cfi_info
->status_poll_mask
= CFI_STATUS_POLL_MASK_DQ5_DQ6_DQ7
; /* default for all CFI flashs */
2269 cfi_read_0002_pri_ext(bank
);
2272 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
2276 /* return to read array mode
2277 * we use both reset commands, as some Intel flashes fail to recognize the 0xF0 command
2279 if ((retval
= cfi_reset(bank
)) != ERROR_OK
)
2283 } /* end CFI case */
2285 /* apply fixups depending on the primary command set */
2286 switch (cfi_info
->pri_id
)
2288 /* Intel command set (standard and extended) */
2291 cfi_fixup(bank
, cfi_0001_fixups
);
2293 /* AMD/Spansion, Atmel, ... command set */
2295 cfi_fixup(bank
, cfi_0002_fixups
);
2298 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
2302 if ((cfi_info
->dev_size
* bank
->bus_width
/ bank
->chip_width
) != bank
->size
)
2304 LOG_WARNING("configuration specifies 0x%" PRIx32
" size, but a 0x%" PRIx32
" size flash was found", bank
->size
, cfi_info
->dev_size
);
2307 if (cfi_info
->num_erase_regions
== 0)
2309 /* a device might have only one erase block, spanning the whole device */
2310 bank
->num_sectors
= 1;
2311 bank
->sectors
= malloc(sizeof(struct flash_sector
));
2313 bank
->sectors
[sector
].offset
= 0x0;
2314 bank
->sectors
[sector
].size
= bank
->size
;
2315 bank
->sectors
[sector
].is_erased
= -1;
2316 bank
->sectors
[sector
].is_protected
= -1;
2320 uint32_t offset
= 0;
2322 for (i
= 0; i
< cfi_info
->num_erase_regions
; i
++)
2324 num_sectors
+= (cfi_info
->erase_region_info
[i
] & 0xffff) + 1;
2327 bank
->num_sectors
= num_sectors
;
2328 bank
->sectors
= malloc(sizeof(struct flash_sector
) * num_sectors
);
2330 for (i
= 0; i
< cfi_info
->num_erase_regions
; i
++)
2333 for (j
= 0; j
< (cfi_info
->erase_region_info
[i
] & 0xffff) + 1; j
++)
2335 bank
->sectors
[sector
].offset
= offset
;
2336 bank
->sectors
[sector
].size
= ((cfi_info
->erase_region_info
[i
] >> 16) * 256) * bank
->bus_width
/ bank
->chip_width
;
2337 offset
+= bank
->sectors
[sector
].size
;
2338 bank
->sectors
[sector
].is_erased
= -1;
2339 bank
->sectors
[sector
].is_protected
= -1;
2343 if (offset
!= (cfi_info
->dev_size
* bank
->bus_width
/ bank
->chip_width
))
2345 LOG_WARNING("CFI size is 0x%" PRIx32
", but total sector size is 0x%" PRIx32
"", \
2346 (cfi_info
->dev_size
* bank
->bus_width
/ bank
->chip_width
), offset
);
2350 cfi_info
->probed
= 1;
2355 static int cfi_auto_probe(struct flash_bank
*bank
)
2357 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2358 if (cfi_info
->probed
)
2360 return cfi_probe(bank
);
2363 static int cfi_intel_protect_check(struct flash_bank
*bank
)
2366 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2367 struct cfi_intel_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
2370 /* check if block lock bits are supported on this device */
2371 if (!(pri_ext
->blk_status_reg_mask
& 0x1))
2372 return ERROR_FLASH_OPERATION_FAILED
;
2374 if ((retval
= cfi_send_command(bank
, 0x90, flash_address(bank
, 0, 0x55))) != ERROR_OK
)
2379 for (i
= 0; i
< bank
->num_sectors
; i
++)
2381 uint8_t block_status
= cfi_get_u8(bank
, i
, 0x2);
2383 if (block_status
& 1)
2384 bank
->sectors
[i
].is_protected
= 1;
2386 bank
->sectors
[i
].is_protected
= 0;
2389 return cfi_send_command(bank
, 0xff, flash_address(bank
, 0, 0x0));
2392 static int cfi_spansion_protect_check(struct flash_bank
*bank
)
2395 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2396 struct cfi_spansion_pri_ext
*pri_ext
= cfi_info
->pri_ext
;
2399 if ((retval
= cfi_send_command(bank
, 0xaa, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
2404 if ((retval
= cfi_send_command(bank
, 0x55, flash_address(bank
, 0, pri_ext
->_unlock2
))) != ERROR_OK
)
2409 if ((retval
= cfi_send_command(bank
, 0x90, flash_address(bank
, 0, pri_ext
->_unlock1
))) != ERROR_OK
)
2414 for (i
= 0; i
< bank
->num_sectors
; i
++)
2416 uint8_t block_status
= cfi_get_u8(bank
, i
, 0x2);
2418 if (block_status
& 1)
2419 bank
->sectors
[i
].is_protected
= 1;
2421 bank
->sectors
[i
].is_protected
= 0;
2424 return cfi_send_command(bank
, 0xf0, flash_address(bank
, 0, 0x0));
2427 static int cfi_protect_check(struct flash_bank
*bank
)
2429 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2431 if (bank
->target
->state
!= TARGET_HALTED
)
2433 LOG_ERROR("Target not halted");
2434 return ERROR_TARGET_NOT_HALTED
;
2437 if (cfi_info
->qry
[0] != 'Q')
2438 return ERROR_FLASH_BANK_NOT_PROBED
;
2440 switch (cfi_info
->pri_id
)
2444 return cfi_intel_protect_check(bank
);
2447 return cfi_spansion_protect_check(bank
);
2450 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
2457 static int cfi_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
2460 struct cfi_flash_bank
*cfi_info
= bank
->driver_priv
;
2462 if (cfi_info
->qry
[0] == (char)-1)
2464 printed
= snprintf(buf
, buf_size
, "\ncfi flash bank not probed yet\n");
2468 if (cfi_info
->not_cfi
== 0)
2469 printed
= snprintf(buf
, buf_size
, "\ncfi information:\n");
2471 printed
= snprintf(buf
, buf_size
, "\nnon-cfi flash:\n");
2473 buf_size
-= printed
;
2475 printed
= snprintf(buf
, buf_size
, "\nmfr: 0x%4.4x, id:0x%4.4x\n",
2476 cfi_info
->manufacturer
, cfi_info
->device_id
);
2478 buf_size
-= printed
;
2480 if (cfi_info
->not_cfi
== 0)
2482 printed
= snprintf(buf
, buf_size
, "qry: '%c%c%c', pri_id: 0x%4.4x, pri_addr: 0x%4.4x, alt_id: 0x%4.4x, alt_addr: 0x%4.4x\n", cfi_info
->qry
[0], cfi_info
->qry
[1], cfi_info
->qry
[2], cfi_info
->pri_id
, cfi_info
->pri_addr
, cfi_info
->alt_id
, cfi_info
->alt_addr
);
2484 buf_size
-= printed
;
2486 printed
= snprintf(buf
, buf_size
, "Vcc min: %x.%x, Vcc max: %x.%x, Vpp min: %u.%x, Vpp max: %u.%x\n",
2487 (cfi_info
->vcc_min
& 0xf0) >> 4, cfi_info
->vcc_min
& 0x0f,
2488 (cfi_info
->vcc_max
& 0xf0) >> 4, cfi_info
->vcc_max
& 0x0f,
2489 (cfi_info
->vpp_min
& 0xf0) >> 4, cfi_info
->vpp_min
& 0x0f,
2490 (cfi_info
->vpp_max
& 0xf0) >> 4, cfi_info
->vpp_max
& 0x0f);
2492 buf_size
-= printed
;
2494 printed
= snprintf(buf
, buf_size
, "typ. word write timeout: %u, typ. buf write timeout: %u, typ. block erase timeout: %u, typ. chip erase timeout: %u\n",
2495 1 << cfi_info
->word_write_timeout_typ
,
2496 1 << cfi_info
->buf_write_timeout_typ
,
2497 1 << cfi_info
->block_erase_timeout_typ
,
2498 1 << cfi_info
->chip_erase_timeout_typ
);
2500 buf_size
-= printed
;
2502 printed
= snprintf(buf
, buf_size
, "max. word write timeout: %u, max. buf write timeout: %u, max. block erase timeout: %u, max. chip erase timeout: %u\n",
2503 (1 << cfi_info
->word_write_timeout_max
) * (1 << cfi_info
->word_write_timeout_typ
),
2504 (1 << cfi_info
->buf_write_timeout_max
) * (1 << cfi_info
->buf_write_timeout_typ
),
2505 (1 << cfi_info
->block_erase_timeout_max
) * (1 << cfi_info
->block_erase_timeout_typ
),
2506 (1 << cfi_info
->chip_erase_timeout_max
) * (1 << cfi_info
->chip_erase_timeout_typ
));
2508 buf_size
-= printed
;
2510 printed
= snprintf(buf
, buf_size
, "size: 0x%" PRIx32
", interface desc: %i, max buffer write size: %x\n",
2512 cfi_info
->interface_desc
,
2513 1 << cfi_info
->max_buf_write_size
);
2515 buf_size
-= printed
;
2517 switch (cfi_info
->pri_id
)
2521 cfi_intel_info(bank
, buf
, buf_size
);
2524 cfi_spansion_info(bank
, buf
, buf_size
);
2527 LOG_ERROR("cfi primary command set %i unsupported", cfi_info
->pri_id
);
2535 struct flash_driver cfi_flash
= {
2537 .flash_bank_command
= cfi_flash_bank_command
,
2539 .protect
= cfi_protect
,
2543 .auto_probe
= cfi_auto_probe
,
2544 /* FIXME: access flash at bus_width size */
2545 .erase_check
= default_flash_blank_check
,
2546 .protect_check
= cfi_protect_check
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)