1 /***************************************************************************
2 * Copyright (C) 2011 by Mathias Kuester *
5 * Copyright (C) 2011 sleep(5) ltd *
6 * tomas@sleepfive.com *
8 * Copyright (C) 2012 by Christopher D. Kilgour *
9 * techie at whiterocker.com *
11 * Copyright (C) 2013 Nemui Trinomius *
12 * nemuisan_kawausogasuki@live.jp *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
28 ***************************************************************************/
34 #include "jtag/interface.h"
36 #include <helper/binarybuffer.h>
37 #include <target/algorithm.h>
38 #include <target/armv7m.h>
39 #include <target/cortex_m.h>
42 * Implementation Notes
44 * The persistent memories in the Kinetis chip families K10 through
45 * K70 are all manipulated with the Flash Memory Module. Some
46 * variants call this module the FTFE, others call it the FTFL. To
47 * indicate that both are considered here, we use FTFX.
49 * Within the module, according to the chip variant, the persistent
50 * memory is divided into what Freescale terms Program Flash, FlexNVM,
51 * and FlexRAM. All chip variants have Program Flash. Some chip
52 * variants also have FlexNVM and FlexRAM, which always appear
55 * A given Kinetis chip may have 2 or 4 blocks of flash. Here we map
56 * each block to a separate bank. Each block size varies by chip and
57 * may be determined by the read-only SIM_FCFG1 register. The sector
58 * size within each bank/block varies by the chip granularity as
61 * Kinetis offers four different of flash granularities applicable
62 * across the chip families. The granularity is apparently reflected
63 * by at least the reference manual suffix. For example, for chip
64 * MK60FN1M0VLQ12, reference manual K60P144M150SF3RM ends in "SF3RM",
65 * where the "3" indicates there are four flash blocks with 4kiB
66 * sectors. All possible granularities are indicated below.
68 * The first half of the flash (1 or 2 blocks, depending on the
69 * granularity) is always Program Flash and always starts at address
70 * 0x00000000. The "PFLSH" flag, bit 23 of the read-only SIM_FCFG2
71 * register, determines whether the second half of the flash is also
72 * Program Flash or FlexNVM+FlexRAM. When PFLSH is set, the second
73 * half of flash is Program Flash and is contiguous in the memory map
74 * from the first half. When PFLSH is clear, the second half of flash
75 * is FlexNVM and always starts at address 0x10000000. FlexRAM, which
76 * is also present when PFLSH is clear, always starts at address
79 * The Flash Memory Module provides a register set where flash
80 * commands are loaded to perform flash operations like erase and
81 * program. Different commands are available depending on whether
82 * Program Flash or FlexNVM/FlexRAM is being manipulated. Although
83 * the commands used are quite consistent between flash blocks, the
84 * parameters they accept differ according to the flash granularity.
85 * Some Kinetis chips have different granularity between Program Flash
86 * and FlexNVM/FlexRAM, so flash command arguments may differ between
87 * blocks in the same chip.
92 unsigned pflash_sector_size_bytes
;
93 unsigned nvm_sector_size_bytes
;
95 } kinetis_flash_params
[4] = {
103 #define FLEXRAM 0x14000000
104 #define FTFx_FSTAT 0x40020000
105 #define FTFx_FCNFG 0x40020001
106 #define FTFx_FCCOB3 0x40020004
107 #define FTFx_FPROT3 0x40020010
108 #define SIM_SDID 0x40048024
109 #define SIM_FCFG1 0x4004804c
110 #define SIM_FCFG2 0x40048050
113 #define FTFx_CMD_BLOCKSTAT 0x00
114 #define FTFx_CMD_SECTSTAT 0x01
115 #define FTFx_CMD_LWORDPROG 0x06
116 #define FTFx_CMD_SECTERASE 0x09
117 #define FTFx_CMD_SECTWRITE 0x0b
118 #define FTFx_CMD_SETFLEXRAM 0x81
119 #define FTFx_CMD_MASSERASE 0x44
121 /* The Kinetis K series uses the following SDID layout :
128 * The Kinetis KL series uses the following SDID layout :
130 * Bit 27-24 : SUBFAMID
131 * Bit 23-20 : SERIESID
132 * Bit 19-16 : SRAMSIZE
134 * Bit 6-4 : Reserved (0)
137 * SERIESID should be 1 for the KL-series so we assume that if
138 * bits 31-16 are 0 then it's a K-series MCU.
141 #define KINETIS_SDID_K_SERIES_MASK 0x0000FFFF
143 #define KINETIS_SDID_DIEID_MASK 0x00000F80
144 #define KINETIS_SDID_DIEID_K_A 0x00000100
145 #define KINETIS_SDID_DIEID_K_B 0x00000200
146 #define KINETIS_SDID_DIEID_KL 0x00000000
148 /* We can't rely solely on the FAMID field to determine the MCU
149 * type since some FAMID values identify multiple MCUs with
150 * different flash sector sizes (K20 and K22 for instance).
151 * Therefore we combine it with the DIEID bits which may possibly
152 * break if Freescale bumps the DIEID for a particular MCU. */
153 #define KINETIS_K_SDID_TYPE_MASK 0x00000FF0
154 #define KINETIS_K_SDID_K10_M50 0x00000000
155 #define KINETIS_K_SDID_K10_M72 0x00000080
156 #define KINETIS_K_SDID_K10_M100 0x00000100
157 #define KINETIS_K_SDID_K10_M120 0x00000180
158 #define KINETIS_K_SDID_K11 0x00000220
159 #define KINETIS_K_SDID_K12 0x00000200
160 #define KINETIS_K_SDID_K20_M50 0x00000010
161 #define KINETIS_K_SDID_K20_M72 0x00000090
162 #define KINETIS_K_SDID_K20_M100 0x00000110
163 #define KINETIS_K_SDID_K20_M120 0x00000190
164 #define KINETIS_K_SDID_K21_M50 0x00000230
165 #define KINETIS_K_SDID_K21_M120 0x00000330
166 #define KINETIS_K_SDID_K22_M50 0x00000210
167 #define KINETIS_K_SDID_K22_M120 0x00000310
168 #define KINETIS_K_SDID_K30_M72 0x000000A0
169 #define KINETIS_K_SDID_K30_M100 0x00000120
170 #define KINETIS_K_SDID_K40_M72 0x000000B0
171 #define KINETIS_K_SDID_K40_M100 0x00000130
172 #define KINETIS_K_SDID_K50_M72 0x000000E0
173 #define KINETIS_K_SDID_K51_M72 0x000000F0
174 #define KINETIS_K_SDID_K53 0x00000170
175 #define KINETIS_K_SDID_K60_M100 0x00000140
176 #define KINETIS_K_SDID_K60_M150 0x000001C0
177 #define KINETIS_K_SDID_K70_M150 0x000001D0
179 #define KINETIS_KL_SDID_SERIESID_MASK 0x00F00000
180 #define KINETIS_KL_SDID_SERIESID_KL 0x00100000
182 struct kinetis_flash_bank
{
183 unsigned granularity
;
184 unsigned bank_ordinal
;
185 uint32_t sector_size
;
186 uint32_t protection_size
;
203 #define MDM_REG_STAT 0x00
204 #define MDM_REG_CTRL 0x04
205 #define MDM_REG_ID 0xfc
207 #define MDM_STAT_FMEACK (1<<0)
208 #define MDM_STAT_FREADY (1<<1)
209 #define MDM_STAT_SYSSEC (1<<2)
210 #define MDM_STAT_SYSRES (1<<3)
211 #define MDM_STAT_FMEEN (1<<5)
212 #define MDM_STAT_BACKDOOREN (1<<6)
213 #define MDM_STAT_LPEN (1<<7)
214 #define MDM_STAT_VLPEN (1<<8)
215 #define MDM_STAT_LLSMODEXIT (1<<9)
216 #define MDM_STAT_VLLSXMODEXIT (1<<10)
217 #define MDM_STAT_CORE_HALTED (1<<16)
218 #define MDM_STAT_CORE_SLEEPDEEP (1<<17)
219 #define MDM_STAT_CORESLEEPING (1<<18)
221 #define MEM_CTRL_FMEIP (1<<0)
222 #define MEM_CTRL_DBG_DIS (1<<1)
223 #define MEM_CTRL_DBG_REQ (1<<2)
224 #define MEM_CTRL_SYS_RES_REQ (1<<3)
225 #define MEM_CTRL_CORE_HOLD_RES (1<<4)
226 #define MEM_CTRL_VLLSX_DBG_REQ (1<<5)
227 #define MEM_CTRL_VLLSX_DBG_ACK (1<<6)
228 #define MEM_CTRL_VLLSX_STAT_ACK (1<<7)
230 #define MDM_ACCESS_TIMEOUT 3000 /* iterations */
232 static int kinetis_mdm_write_register(struct adiv5_dap
*dap
, unsigned reg
, uint32_t value
)
235 LOG_DEBUG("MDM_REG[0x%02x] <- %08" PRIX32
, reg
, value
);
237 retval
= dap_queue_ap_write(dap
, reg
, value
);
238 if (retval
!= ERROR_OK
) {
239 LOG_DEBUG("MDM: failed to queue a write request");
243 retval
= dap_run(dap
);
244 if (retval
!= ERROR_OK
) {
245 LOG_DEBUG("MDM: dap_run failed");
253 static int kinetis_mdm_read_register(struct adiv5_dap
*dap
, unsigned reg
, uint32_t *result
)
256 retval
= dap_queue_ap_read(dap
, reg
, result
);
257 if (retval
!= ERROR_OK
) {
258 LOG_DEBUG("MDM: failed to queue a read request");
262 retval
= dap_run(dap
);
263 if (retval
!= ERROR_OK
) {
264 LOG_DEBUG("MDM: dap_run failed");
268 LOG_DEBUG("MDM_REG[0x%02x]: %08" PRIX32
, reg
, *result
);
272 static int kinetis_mdm_poll_register(struct adiv5_dap
*dap
, unsigned reg
, uint32_t mask
, uint32_t value
)
276 int timeout
= MDM_ACCESS_TIMEOUT
;
279 retval
= kinetis_mdm_read_register(dap
, reg
, &val
);
280 if (retval
!= ERROR_OK
|| (val
& mask
) == value
)
286 LOG_DEBUG("MDM: polling timed out");
291 * This function implements the procedure to mass erase the flash via
292 * SWD/JTAG on Kinetis K and L series of devices as it is described in
293 * AN4835 "Production Flash Programming Best Practices for Kinetis K-
294 * and L-series MCUs" Section 4.2.1
296 COMMAND_HANDLER(kinetis_mdm_mass_erase
)
298 struct target
*target
= get_current_target(CMD_CTX
);
299 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
300 struct adiv5_dap
*dap
= cortex_m
->armv7m
.arm
.dap
;
303 LOG_ERROR("Cannot perform mass erase with a high-level adapter");
308 const uint8_t original_ap
= dap
->ap_current
;
311 * ... Power on the processor, or if power has already been
312 * applied, assert the RESET pin to reset the processor. For
313 * devices that do not have a RESET pin, write the System
314 * Reset Request bit in the MDM-AP control register after
315 * establishing communication...
319 if (jtag_get_reset_config() & RESET_HAS_SRST
)
320 adapter_assert_reset();
322 LOG_WARNING("Attempting mass erase without hardware reset. This is not reliable; "
323 "it's recommended you connect SRST and use ``reset_config srst_only''.");
325 dap_ap_select(dap
, 1);
327 retval
= kinetis_mdm_write_register(dap
, MDM_REG_CTRL
, MEM_CTRL_SYS_RES_REQ
);
328 if (retval
!= ERROR_OK
)
332 * ... Read the MDM-AP status register until the Flash Ready bit sets...
334 retval
= kinetis_mdm_poll_register(dap
, MDM_REG_STAT
,
335 MDM_STAT_FREADY
| MDM_STAT_SYSRES
,
337 if (retval
!= ERROR_OK
) {
338 LOG_ERROR("MDM : flash ready timeout");
343 * ... Write the MDM-AP control register to set the Flash Mass
344 * Erase in Progress bit. This will start the mass erase
347 retval
= kinetis_mdm_write_register(dap
, MDM_REG_CTRL
,
348 MEM_CTRL_SYS_RES_REQ
| MEM_CTRL_FMEIP
);
349 if (retval
!= ERROR_OK
)
352 /* As a sanity check make sure that device started mass erase procedure */
353 retval
= kinetis_mdm_poll_register(dap
, MDM_REG_STAT
,
354 MDM_STAT_FMEACK
, MDM_STAT_FMEACK
);
355 if (retval
!= ERROR_OK
)
359 * ... Read the MDM-AP control register until the Flash Mass
360 * Erase in Progress bit clears...
362 retval
= kinetis_mdm_poll_register(dap
, MDM_REG_CTRL
,
365 if (retval
!= ERROR_OK
)
369 * ... Negate the RESET signal or clear the System Reset Request
370 * bit in the MDM-AP control register...
372 retval
= kinetis_mdm_write_register(dap
, MDM_REG_CTRL
, 0);
373 if (retval
!= ERROR_OK
)
376 if (jtag_get_reset_config() & RESET_HAS_SRST
)
377 adapter_deassert_reset();
379 dap_ap_select(dap
, original_ap
);
383 static const uint32_t kinetis_known_mdm_ids
[] = {
384 0x001C0000, /* Kinetis-K Series */
385 0x001C0020, /* Kinetis-L/M/V/E Series */
389 * This function implements the procedure to connect to
390 * SWD/JTAG on Kinetis K and L series of devices as it is described in
391 * AN4835 "Production Flash Programming Best Practices for Kinetis K-
392 * and L-series MCUs" Section 4.1.1
394 COMMAND_HANDLER(kinetis_check_flash_security_status
)
396 struct target
*target
= get_current_target(CMD_CTX
);
397 struct cortex_m_common
*cortex_m
= target_to_cm(target
);
398 struct adiv5_dap
*dap
= cortex_m
->armv7m
.arm
.dap
;
401 LOG_WARNING("Cannot check flash security status with a high-level adapter");
407 const uint8_t origninal_ap
= dap
->ap_current
;
409 dap_ap_select(dap
, 1);
413 * ... The MDM-AP ID register can be read to verify that the
414 * connection is working correctly...
416 retval
= kinetis_mdm_read_register(dap
, MDM_REG_ID
, &val
);
417 if (retval
!= ERROR_OK
) {
418 LOG_ERROR("MDM: failed to read ID register");
423 for (size_t i
= 0; i
< ARRAY_SIZE(kinetis_known_mdm_ids
); i
++) {
424 if (val
== kinetis_known_mdm_ids
[i
]) {
431 LOG_WARNING("MDM: unknown ID %08" PRIX32
, val
);
434 * ... Read the MDM-AP status register until the Flash Ready bit sets...
436 retval
= kinetis_mdm_poll_register(dap
, MDM_REG_STAT
,
439 if (retval
!= ERROR_OK
) {
440 LOG_ERROR("MDM: flash ready timeout");
445 * ... Read the System Security bit to determine if security is enabled.
446 * If System Security = 0, then proceed. If System Security = 1, then
447 * communication with the internals of the processor, including the
448 * flash, will not be possible without issuing a mass erase command or
449 * unsecuring the part through other means (backdoor key unlock)...
451 retval
= kinetis_mdm_read_register(dap
, MDM_REG_STAT
, &val
);
452 if (retval
!= ERROR_OK
) {
453 LOG_ERROR("MDM: failed to read MDM_REG_STAT");
457 if (val
& MDM_STAT_SYSSEC
) {
458 jtag_poll_set_enabled(false);
460 LOG_WARNING("*********** ATTENTION! ATTENTION! ATTENTION! ATTENTION! **********");
461 LOG_WARNING("**** ****");
462 LOG_WARNING("**** Your Kinetis MCU is in secured state, which means that, ****");
463 LOG_WARNING("**** with exception for very basic communication, JTAG/SWD ****");
464 LOG_WARNING("**** interface will NOT work. In order to restore its ****");
465 LOG_WARNING("**** functionality please issue 'kinetis mdm mass_erase' ****");
466 LOG_WARNING("**** command, power cycle the MCU and restart OpenOCD. ****");
467 LOG_WARNING("**** ****");
468 LOG_WARNING("*********** ATTENTION! ATTENTION! ATTENTION! ATTENTION! **********");
470 LOG_INFO("MDM: Chip is unsecured. Continuing.");
471 jtag_poll_set_enabled(true);
474 dap_ap_select(dap
, origninal_ap
);
479 LOG_ERROR("MDM: Failed to check security status of the MCU. Cannot proceed further");
480 jtag_poll_set_enabled(false);
484 FLASH_BANK_COMMAND_HANDLER(kinetis_flash_bank_command
)
486 struct kinetis_flash_bank
*bank_info
;
489 return ERROR_COMMAND_SYNTAX_ERROR
;
491 LOG_INFO("add flash_bank kinetis %s", bank
->name
);
493 bank_info
= malloc(sizeof(struct kinetis_flash_bank
));
495 memset(bank_info
, 0, sizeof(struct kinetis_flash_bank
));
497 bank
->driver_priv
= bank_info
;
502 /* Kinetis Program-LongWord Microcodes */
503 static const uint8_t kinetis_flash_write_code
[] = {
505 * r0 - workarea buffer
506 * r1 - target address
516 /* for(register uint32_t i=0;i<wcount;i++){ */
517 0x04, 0x1C, /* mov r4, r0 */
518 0x00, 0x23, /* mov r3, #0 */
520 0x0E, 0x1A, /* sub r6, r1, r0 */
521 0xA6, 0x19, /* add r6, r4, r6 */
522 0x93, 0x42, /* cmp r3, r2 */
523 0x16, 0xD0, /* beq .L9 */
525 /* while((FTFx_FSTAT&FTFA_FSTAT_CCIF_MASK) != FTFA_FSTAT_CCIF_MASK){}; */
526 0x0B, 0x4D, /* ldr r5, .L10 */
527 0x2F, 0x78, /* ldrb r7, [r5] */
528 0x7F, 0xB2, /* sxtb r7, r7 */
529 0x00, 0x2F, /* cmp r7, #0 */
530 0xFA, 0xDA, /* bge .L5 */
531 /* FTFx_FSTAT = FTFA_FSTAT_ACCERR_MASK|FTFA_FSTAT_FPVIOL_MASK|FTFA_FSTAT_RDCO */
532 0x70, 0x27, /* mov r7, #112 */
533 0x2F, 0x70, /* strb r7, [r5] */
534 /* FTFx_FCCOB3 = faddr; */
535 0x09, 0x4F, /* ldr r7, .L10+4 */
536 0x3E, 0x60, /* str r6, [r7] */
537 0x06, 0x27, /* mov r7, #6 */
538 /* FTFx_FCCOB0 = 0x06; */
539 0x08, 0x4E, /* ldr r6, .L10+8 */
540 0x37, 0x70, /* strb r7, [r6] */
541 /* FTFx_FCCOB7 = *pLW; */
542 0x80, 0xCC, /* ldmia r4!, {r7} */
543 0x08, 0x4E, /* ldr r6, .L10+12 */
544 0x37, 0x60, /* str r7, [r6] */
545 /* FTFx_FSTAT = FTFA_FSTAT_CCIF_MASK; */
546 0x80, 0x27, /* mov r7, #128 */
547 0x2F, 0x70, /* strb r7, [r5] */
549 /* while((FTFx_FSTAT&FTFA_FSTAT_CCIF_MASK) != FTFA_FSTAT_CCIF_MASK){}; */
550 0x2E, 0x78, /* ldrb r6, [r5] */
551 0x77, 0xB2, /* sxtb r7, r6 */
552 0x00, 0x2F, /* cmp r7, #0 */
553 0xFB, 0xDA, /* bge .L4 */
554 0x01, 0x33, /* add r3, r3, #1 */
555 0xE4, 0xE7, /* b .L2 */
557 0x00, 0xBE, /* bkpt #0 */
559 0x00, 0x00, 0x02, 0x40, /* .word 1073872896 */
560 0x04, 0x00, 0x02, 0x40, /* .word 1073872900 */
561 0x07, 0x00, 0x02, 0x40, /* .word 1073872903 */
562 0x08, 0x00, 0x02, 0x40, /* .word 1073872904 */
565 /* Program LongWord Block Write */
566 static int kinetis_write_block(struct flash_bank
*bank
, const uint8_t *buffer
,
567 uint32_t offset
, uint32_t wcount
)
569 struct target
*target
= bank
->target
;
570 uint32_t buffer_size
= 2048; /* Default minimum value */
571 struct working_area
*write_algorithm
;
572 struct working_area
*source
;
573 uint32_t address
= bank
->base
+ offset
;
574 struct reg_param reg_params
[3];
575 struct armv7m_algorithm armv7m_info
;
576 int retval
= ERROR_OK
;
579 * r0 - workarea buffer
580 * r1 - target address
589 /* Increase buffer_size if needed */
590 if (buffer_size
< (target
->working_area_size
/2))
591 buffer_size
= (target
->working_area_size
/2);
593 LOG_INFO("Kinetis: FLASH Write ...");
595 /* check code alignment */
597 LOG_WARNING("offset 0x%" PRIx32
" breaks required 2-byte alignment", offset
);
598 return ERROR_FLASH_DST_BREAKS_ALIGNMENT
;
601 /* allocate working area with flash programming code */
602 if (target_alloc_working_area(target
, sizeof(kinetis_flash_write_code
),
603 &write_algorithm
) != ERROR_OK
) {
604 LOG_WARNING("no working area available, can't do block memory writes");
605 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
608 retval
= target_write_buffer(target
, write_algorithm
->address
,
609 sizeof(kinetis_flash_write_code
), kinetis_flash_write_code
);
610 if (retval
!= ERROR_OK
)
614 while (target_alloc_working_area(target
, buffer_size
, &source
) != ERROR_OK
) {
616 if (buffer_size
<= 256) {
617 /* free working area, write algorithm already allocated */
618 target_free_working_area(target
, write_algorithm
);
620 LOG_WARNING("No large enough working area available, can't do block memory writes");
621 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
625 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
626 armv7m_info
.core_mode
= ARM_MODE_THREAD
;
628 init_reg_param(®_params
[0], "r0", 32, PARAM_OUT
); /* *pLW (*buffer) */
629 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
); /* faddr */
630 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
); /* number of words to program */
632 /* write code buffer and use Flash programming code within kinetis */
633 /* Set breakpoint to 0 with time-out of 1000 ms */
635 uint32_t thisrun_count
= (wcount
> (buffer_size
/ 4)) ? (buffer_size
/ 4) : wcount
;
637 retval
= target_write_buffer(target
, source
->address
, thisrun_count
* 4, buffer
);
638 if (retval
!= ERROR_OK
)
641 buf_set_u32(reg_params
[0].value
, 0, 32, source
->address
);
642 buf_set_u32(reg_params
[1].value
, 0, 32, address
);
643 buf_set_u32(reg_params
[2].value
, 0, 32, thisrun_count
);
645 retval
= target_run_algorithm(target
, 0, NULL
, 3, reg_params
,
646 write_algorithm
->address
, 0, 100000, &armv7m_info
);
647 if (retval
!= ERROR_OK
) {
648 LOG_ERROR("Error executing kinetis Flash programming algorithm");
649 retval
= ERROR_FLASH_OPERATION_FAILED
;
653 buffer
+= thisrun_count
* 4;
654 address
+= thisrun_count
* 4;
655 wcount
-= thisrun_count
;
658 target_free_working_area(target
, source
);
659 target_free_working_area(target
, write_algorithm
);
661 destroy_reg_param(®_params
[0]);
662 destroy_reg_param(®_params
[1]);
663 destroy_reg_param(®_params
[2]);
668 static int kinetis_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
670 LOG_WARNING("kinetis_protect not supported yet");
673 if (bank
->target
->state
!= TARGET_HALTED
) {
674 LOG_ERROR("Target not halted");
675 return ERROR_TARGET_NOT_HALTED
;
678 return ERROR_FLASH_BANK_INVALID
;
681 static int kinetis_protect_check(struct flash_bank
*bank
)
683 struct kinetis_flash_bank
*kinfo
= bank
->driver_priv
;
685 if (bank
->target
->state
!= TARGET_HALTED
) {
686 LOG_ERROR("Target not halted");
687 return ERROR_TARGET_NOT_HALTED
;
690 if (kinfo
->flash_class
== FC_PFLASH
) {
693 uint32_t fprot
, psec
;
696 /* read protection register */
697 result
= target_read_memory(bank
->target
, FTFx_FPROT3
, 1, 4, buffer
);
699 if (result
!= ERROR_OK
)
702 fprot
= target_buffer_get_u32(bank
->target
, buffer
);
705 * Every bit protects 1/32 of the full flash (not necessarily
706 * just this bank), but we enforce the bank ordinals for
707 * PFlash to start at zero.
709 b
= kinfo
->bank_ordinal
* (bank
->size
/ kinfo
->protection_size
);
710 for (psec
= 0, i
= 0; i
< bank
->num_sectors
; i
++) {
711 if ((fprot
>> b
) & 1)
712 bank
->sectors
[i
].is_protected
= 0;
714 bank
->sectors
[i
].is_protected
= 1;
716 psec
+= bank
->sectors
[i
].size
;
718 if (psec
>= kinfo
->protection_size
) {
724 LOG_ERROR("Protection checks for FlexNVM not yet supported");
725 return ERROR_FLASH_BANK_INVALID
;
731 static int kinetis_ftfx_command(struct flash_bank
*bank
, uint8_t fcmd
, uint32_t faddr
,
732 uint8_t fccob4
, uint8_t fccob5
, uint8_t fccob6
, uint8_t fccob7
,
733 uint8_t fccob8
, uint8_t fccob9
, uint8_t fccoba
, uint8_t fccobb
,
736 uint8_t command
[12] = {faddr
& 0xff, (faddr
>> 8) & 0xff, (faddr
>> 16) & 0xff, fcmd
,
737 fccob7
, fccob6
, fccob5
, fccob4
,
738 fccobb
, fccoba
, fccob9
, fccob8
};
743 for (i
= 0; i
< 50; i
++) {
745 target_read_memory(bank
->target
, FTFx_FSTAT
, 1, 1, &buffer
);
747 if (result
!= ERROR_OK
)
756 if (buffer
!= 0x80) {
757 /* reset error flags */
760 target_write_memory(bank
->target
, FTFx_FSTAT
, 1, 1, &buffer
);
761 if (result
!= ERROR_OK
)
765 result
= target_write_memory(bank
->target
, FTFx_FCCOB3
, 4, 3, command
);
767 if (result
!= ERROR_OK
)
772 result
= target_write_memory(bank
->target
, FTFx_FSTAT
, 1, 1, &buffer
);
773 if (result
!= ERROR_OK
)
777 for (i
= 0; i
< 240; i
++) { /* Need longtime for "Mass Erase" Command Nemui Changed */
779 target_read_memory(bank
->target
, FTFx_FSTAT
, 1, 1, ftfx_fstat
);
781 if (result
!= ERROR_OK
)
784 if (*ftfx_fstat
& 0x80)
788 if ((*ftfx_fstat
& 0xf0) != 0x80) {
790 ("ftfx command failed FSTAT: %02X FCCOB: %02X%02X%02X%02X %02X%02X%02X%02X %02X%02X%02X%02X",
791 *ftfx_fstat
, command
[3], command
[2], command
[1], command
[0],
792 command
[7], command
[6], command
[5], command
[4],
793 command
[11], command
[10], command
[9], command
[8]);
794 return ERROR_FLASH_OPERATION_FAILED
;
800 COMMAND_HANDLER(kinetis_securing_test
)
804 struct target
*target
= get_current_target(CMD_CTX
);
805 struct flash_bank
*bank
= NULL
;
807 result
= get_flash_bank_by_addr(target
, 0x00000000, true, &bank
);
808 if (result
!= ERROR_OK
)
811 assert(bank
!= NULL
);
813 if (target
->state
!= TARGET_HALTED
) {
814 LOG_ERROR("Target not halted");
815 return ERROR_TARGET_NOT_HALTED
;
818 return kinetis_ftfx_command(bank
, FTFx_CMD_SECTERASE
, bank
->base
+ 0x00000400,
819 0, 0, 0, 0, 0, 0, 0, 0, &ftfx_fstat
);
822 static int kinetis_erase(struct flash_bank
*bank
, int first
, int last
)
826 if (bank
->target
->state
!= TARGET_HALTED
) {
827 LOG_ERROR("Target not halted");
828 return ERROR_TARGET_NOT_HALTED
;
831 if ((first
> bank
->num_sectors
) || (last
> bank
->num_sectors
))
832 return ERROR_FLASH_OPERATION_FAILED
;
835 * FIXME: TODO: use the 'Erase Flash Block' command if the
836 * requested erase is PFlash or NVM and encompasses the entire
837 * block. Should be quicker.
839 for (i
= first
; i
<= last
; i
++) {
841 /* set command and sector address */
842 result
= kinetis_ftfx_command(bank
, FTFx_CMD_SECTERASE
, bank
->base
+ bank
->sectors
[i
].offset
,
843 0, 0, 0, 0, 0, 0, 0, 0, &ftfx_fstat
);
845 if (result
!= ERROR_OK
) {
846 LOG_WARNING("erase sector %d failed", i
);
847 return ERROR_FLASH_OPERATION_FAILED
;
850 bank
->sectors
[i
].is_erased
= 1;
855 ("flash configuration field erased, please reset the device");
861 static int kinetis_write(struct flash_bank
*bank
, const uint8_t *buffer
,
862 uint32_t offset
, uint32_t count
)
864 unsigned int i
, result
, fallback
= 0;
867 struct kinetis_flash_bank
*kinfo
= bank
->driver_priv
;
868 uint8_t *new_buffer
= NULL
;
870 if (bank
->target
->state
!= TARGET_HALTED
) {
871 LOG_ERROR("Target not halted");
872 return ERROR_TARGET_NOT_HALTED
;
876 /* fallback to longword write */
878 LOG_WARNING("Kinetis L Series supports Program Longword execution only.");
879 LOG_DEBUG("flash write into PFLASH @08%" PRIX32
, offset
);
881 } else if (kinfo
->flash_class
== FC_FLEX_NVM
) {
884 LOG_DEBUG("flash write into FlexNVM @%08" PRIX32
, offset
);
886 /* make flex ram available */
887 result
= kinetis_ftfx_command(bank
, FTFx_CMD_SETFLEXRAM
, 0x00ff0000, 0, 0, 0, 0, 0, 0, 0, 0, &ftfx_fstat
);
889 if (result
!= ERROR_OK
)
890 return ERROR_FLASH_OPERATION_FAILED
;
892 /* check if ram ready */
893 result
= target_read_memory(bank
->target
, FTFx_FCNFG
, 1, 1, buf
);
895 if (result
!= ERROR_OK
)
898 if (!(buf
[0] & (1 << 1))) {
899 /* fallback to longword write */
902 LOG_WARNING("ram not ready, fallback to slow longword write (FCNFG: %02X)", buf
[0]);
905 LOG_DEBUG("flash write into PFLASH @08%" PRIX32
, offset
);
909 /* program section command */
912 * Kinetis uses different terms for the granularity of
913 * sector writes, e.g. "phrase" or "128 bits". We use
914 * the generic term "chunk". The largest possible
915 * Kinetis "chunk" is 16 bytes (128 bits).
917 unsigned prog_section_chunk_bytes
= kinfo
->sector_size
>> 8;
918 /* assume the NVM sector size is half the FlexRAM size */
919 unsigned prog_size_bytes
= MIN(kinfo
->sector_size
,
920 kinetis_flash_params
[kinfo
->granularity
].nvm_sector_size_bytes
);
921 for (i
= 0; i
< count
; i
+= prog_size_bytes
) {
922 uint8_t residual_buffer
[16];
924 uint32_t section_count
= prog_size_bytes
/ prog_section_chunk_bytes
;
925 uint32_t residual_wc
= 0;
928 * Assume the word count covers an entire
931 wc
= prog_size_bytes
/ 4;
934 * If bytes to be programmed are less than the
935 * full sector, then determine the number of
936 * full-words to program, and put together the
937 * residual buffer so that a full "section"
938 * may always be programmed.
940 if ((count
- i
) < prog_size_bytes
) {
941 /* number of bytes to program beyond full section */
942 unsigned residual_bc
= (count
-i
) % prog_section_chunk_bytes
;
944 /* number of complete words to copy directly from buffer */
945 wc
= (count
- i
) / 4;
947 /* number of total sections to write, including residual */
948 section_count
= DIV_ROUND_UP((count
-i
), prog_section_chunk_bytes
);
950 /* any residual bytes delivers a whole residual section */
951 residual_wc
= (residual_bc
? prog_section_chunk_bytes
: 0)/4;
953 /* clear residual buffer then populate residual bytes */
954 (void) memset(residual_buffer
, 0xff, prog_section_chunk_bytes
);
955 (void) memcpy(residual_buffer
, &buffer
[i
+4*wc
], residual_bc
);
958 LOG_DEBUG("write section @ %08" PRIX32
" with length %" PRIu32
" bytes",
959 offset
+ i
, (uint32_t)wc
*4);
961 /* write data to flexram as whole-words */
962 result
= target_write_memory(bank
->target
, FLEXRAM
, 4, wc
,
965 if (result
!= ERROR_OK
) {
966 LOG_ERROR("target_write_memory failed");
970 /* write the residual words to the flexram */
972 result
= target_write_memory(bank
->target
,
977 if (result
!= ERROR_OK
) {
978 LOG_ERROR("target_write_memory failed");
983 /* execute section-write command */
984 result
= kinetis_ftfx_command(bank
, FTFx_CMD_SECTWRITE
, bank
->base
+ offset
+ i
,
985 section_count
>>8, section_count
, 0, 0,
986 0, 0, 0, 0, &ftfx_fstat
);
988 if (result
!= ERROR_OK
)
989 return ERROR_FLASH_OPERATION_FAILED
;
992 /* program longword command, not supported in "SF3" devices */
993 else if ((kinfo
->granularity
!= 3) || (kinfo
->klxx
)) {
996 uint32_t old_count
= count
;
997 count
= (old_count
| 3) + 1;
998 new_buffer
= malloc(count
);
999 if (new_buffer
== NULL
) {
1000 LOG_ERROR("odd number of bytes to write and no memory "
1001 "for padding buffer");
1004 LOG_INFO("odd number of bytes to write (%" PRIu32
"), extending to %" PRIu32
" "
1005 "and padding with 0xff", old_count
, count
);
1006 memset(new_buffer
, 0xff, count
);
1007 buffer
= memcpy(new_buffer
, buffer
, old_count
);
1010 uint32_t words_remaining
= count
/ 4;
1012 /* try using a block write */
1013 int retval
= kinetis_write_block(bank
, buffer
, offset
, words_remaining
);
1015 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
) {
1016 /* if block write failed (no sufficient working area),
1017 * we use normal (slow) single word accesses */
1018 LOG_WARNING("couldn't use block writes, falling back to single "
1021 for (i
= 0; i
< count
; i
+= 4) {
1024 LOG_DEBUG("write longword @ %08" PRIX32
, (uint32_t)(offset
+ i
));
1026 uint8_t padding
[4] = {0xff, 0xff, 0xff, 0xff};
1027 memcpy(padding
, buffer
+ i
, MIN(4, count
-i
));
1029 result
= kinetis_ftfx_command(bank
, FTFx_CMD_LWORDPROG
, bank
->base
+ offset
+ i
,
1030 padding
[3], padding
[2], padding
[1], padding
[0],
1031 0, 0, 0, 0, &ftfx_fstat
);
1033 if (result
!= ERROR_OK
)
1034 return ERROR_FLASH_OPERATION_FAILED
;
1039 LOG_ERROR("Flash write strategy not implemented");
1040 return ERROR_FLASH_OPERATION_FAILED
;
1046 static int kinetis_read_part_info(struct flash_bank
*bank
)
1049 uint32_t offset
= 0;
1050 uint8_t fcfg1_nvmsize
, fcfg1_pfsize
, fcfg1_eesize
, fcfg2_pflsh
;
1051 uint32_t nvm_size
= 0, pf_size
= 0, ee_size
= 0;
1052 unsigned granularity
, num_blocks
= 0, num_pflash_blocks
= 0, num_nvm_blocks
= 0,
1053 first_nvm_bank
= 0, reassign
= 0;
1054 struct target
*target
= bank
->target
;
1055 struct kinetis_flash_bank
*kinfo
= bank
->driver_priv
;
1057 result
= target_read_u32(target
, SIM_SDID
, &kinfo
->sim_sdid
);
1058 if (result
!= ERROR_OK
)
1064 if ((kinfo
->sim_sdid
& (~KINETIS_SDID_K_SERIES_MASK
)) == 0) {
1065 uint32_t mcu_type
= kinfo
->sim_sdid
& KINETIS_K_SDID_TYPE_MASK
;
1068 case KINETIS_K_SDID_K10_M50
:
1069 case KINETIS_K_SDID_K20_M50
:
1073 case KINETIS_K_SDID_K10_M72
:
1074 case KINETIS_K_SDID_K20_M72
:
1075 case KINETIS_K_SDID_K30_M72
:
1076 case KINETIS_K_SDID_K30_M100
:
1077 case KINETIS_K_SDID_K40_M72
:
1078 case KINETIS_K_SDID_K40_M100
:
1079 case KINETIS_K_SDID_K50_M72
:
1080 /* 2kB sectors, 1kB FlexNVM sectors */
1083 case KINETIS_K_SDID_K10_M100
:
1084 case KINETIS_K_SDID_K20_M100
:
1085 case KINETIS_K_SDID_K11
:
1086 case KINETIS_K_SDID_K12
:
1087 case KINETIS_K_SDID_K21_M50
:
1088 case KINETIS_K_SDID_K22_M50
:
1089 case KINETIS_K_SDID_K51_M72
:
1090 case KINETIS_K_SDID_K53
:
1091 case KINETIS_K_SDID_K60_M100
:
1095 case KINETIS_K_SDID_K10_M120
:
1096 case KINETIS_K_SDID_K20_M120
:
1097 case KINETIS_K_SDID_K21_M120
:
1098 case KINETIS_K_SDID_K22_M120
:
1099 case KINETIS_K_SDID_K60_M150
:
1100 case KINETIS_K_SDID_K70_M150
:
1105 LOG_ERROR("Unsupported K-family FAMID");
1106 return ERROR_FLASH_OPER_UNSUPPORTED
;
1110 else if ((kinfo
->sim_sdid
& KINETIS_KL_SDID_SERIESID_MASK
) == KINETIS_KL_SDID_SERIESID_KL
) {
1114 LOG_ERROR("MCU is unsupported");
1115 return ERROR_FLASH_OPER_UNSUPPORTED
;
1118 result
= target_read_u32(target
, SIM_FCFG1
, &kinfo
->sim_fcfg1
);
1119 if (result
!= ERROR_OK
)
1122 result
= target_read_u32(target
, SIM_FCFG2
, &kinfo
->sim_fcfg2
);
1123 if (result
!= ERROR_OK
)
1125 fcfg2_pflsh
= (kinfo
->sim_fcfg2
>> 23) & 0x01;
1127 LOG_DEBUG("SDID: 0x%08" PRIX32
" FCFG1: 0x%08" PRIX32
" FCFG2: 0x%08" PRIX32
, kinfo
->sim_sdid
,
1128 kinfo
->sim_fcfg1
, kinfo
->sim_fcfg2
);
1130 fcfg1_nvmsize
= (uint8_t)((kinfo
->sim_fcfg1
>> 28) & 0x0f);
1131 fcfg1_pfsize
= (uint8_t)((kinfo
->sim_fcfg1
>> 24) & 0x0f);
1132 fcfg1_eesize
= (uint8_t)((kinfo
->sim_fcfg1
>> 16) & 0x0f);
1134 /* when the PFLSH bit is set, there is no FlexNVM/FlexRAM */
1136 switch (fcfg1_nvmsize
) {
1141 nvm_size
= 1 << (14 + (fcfg1_nvmsize
>> 1));
1144 if (granularity
== 3)
1154 switch (fcfg1_eesize
) {
1165 ee_size
= (16 << (10 - fcfg1_eesize
));
1173 switch (fcfg1_pfsize
) {
1180 pf_size
= 1 << (14 + (fcfg1_pfsize
>> 1));
1183 if (granularity
== 3)
1185 else if (fcfg2_pflsh
)
1195 LOG_DEBUG("FlexNVM: %" PRIu32
" PFlash: %" PRIu32
" FlexRAM: %" PRIu32
" PFLSH: %d",
1196 nvm_size
, pf_size
, ee_size
, fcfg2_pflsh
);
1200 num_blocks
= kinetis_flash_params
[granularity
].num_blocks
;
1202 num_pflash_blocks
= num_blocks
/ (2 - fcfg2_pflsh
);
1203 first_nvm_bank
= num_pflash_blocks
;
1204 num_nvm_blocks
= num_blocks
- num_pflash_blocks
;
1206 LOG_DEBUG("%d blocks total: %d PFlash, %d FlexNVM",
1207 num_blocks
, num_pflash_blocks
, num_nvm_blocks
);
1210 * If the flash class is already assigned, verify the
1213 if (kinfo
->flash_class
!= FC_AUTO
) {
1214 if (kinfo
->bank_ordinal
!= (unsigned) bank
->bank_number
) {
1215 LOG_WARNING("Flash ordinal/bank number mismatch");
1217 } else if (kinfo
->granularity
!= granularity
) {
1218 LOG_WARNING("Flash granularity mismatch");
1221 switch (kinfo
->flash_class
) {
1223 if (kinfo
->bank_ordinal
>= first_nvm_bank
) {
1224 LOG_WARNING("Class mismatch, bank %d is not PFlash", bank
->bank_number
);
1226 } else if (bank
->size
!= (pf_size
/ num_pflash_blocks
)) {
1227 LOG_WARNING("PFlash size mismatch");
1229 } else if (bank
->base
!=
1230 (0x00000000 + bank
->size
* kinfo
->bank_ordinal
)) {
1231 LOG_WARNING("PFlash address range mismatch");
1233 } else if (kinfo
->sector_size
!=
1234 kinetis_flash_params
[granularity
].pflash_sector_size_bytes
) {
1235 LOG_WARNING("PFlash sector size mismatch");
1238 LOG_DEBUG("PFlash bank %d already configured okay",
1239 kinfo
->bank_ordinal
);
1243 if ((kinfo
->bank_ordinal
>= num_blocks
) ||
1244 (kinfo
->bank_ordinal
< first_nvm_bank
)) {
1245 LOG_WARNING("Class mismatch, bank %d is not FlexNVM", bank
->bank_number
);
1247 } else if (bank
->size
!= (nvm_size
/ num_nvm_blocks
)) {
1248 LOG_WARNING("FlexNVM size mismatch");
1250 } else if (bank
->base
!=
1251 (0x10000000 + bank
->size
* kinfo
->bank_ordinal
)) {
1252 LOG_WARNING("FlexNVM address range mismatch");
1254 } else if (kinfo
->sector_size
!=
1255 kinetis_flash_params
[granularity
].nvm_sector_size_bytes
) {
1256 LOG_WARNING("FlexNVM sector size mismatch");
1259 LOG_DEBUG("FlexNVM bank %d already configured okay",
1260 kinfo
->bank_ordinal
);
1264 if (kinfo
->bank_ordinal
!= num_blocks
) {
1265 LOG_WARNING("Class mismatch, bank %d is not FlexRAM", bank
->bank_number
);
1267 } else if (bank
->size
!= ee_size
) {
1268 LOG_WARNING("FlexRAM size mismatch");
1270 } else if (bank
->base
!= FLEXRAM
) {
1271 LOG_WARNING("FlexRAM address mismatch");
1273 } else if (kinfo
->sector_size
!=
1274 kinetis_flash_params
[granularity
].nvm_sector_size_bytes
) {
1275 LOG_WARNING("FlexRAM sector size mismatch");
1278 LOG_DEBUG("FlexRAM bank %d already configured okay", kinfo
->bank_ordinal
);
1283 LOG_WARNING("Unknown or inconsistent flash class");
1289 LOG_INFO("Probing flash info for bank %d", bank
->bank_number
);
1296 kinfo
->granularity
= granularity
;
1298 if ((unsigned)bank
->bank_number
< num_pflash_blocks
) {
1299 /* pflash, banks start at address zero */
1300 kinfo
->flash_class
= FC_PFLASH
;
1301 bank
->size
= (pf_size
/ num_pflash_blocks
);
1302 bank
->base
= 0x00000000 + bank
->size
* bank
->bank_number
;
1303 kinfo
->sector_size
= kinetis_flash_params
[granularity
].pflash_sector_size_bytes
;
1304 kinfo
->protection_size
= pf_size
/ 32;
1305 } else if ((unsigned)bank
->bank_number
< num_blocks
) {
1306 /* nvm, banks start at address 0x10000000 */
1307 kinfo
->flash_class
= FC_FLEX_NVM
;
1308 bank
->size
= (nvm_size
/ num_nvm_blocks
);
1309 bank
->base
= 0x10000000 + bank
->size
* (bank
->bank_number
- first_nvm_bank
);
1310 kinfo
->sector_size
= kinetis_flash_params
[granularity
].nvm_sector_size_bytes
;
1311 kinfo
->protection_size
= 0; /* FIXME: TODO: depends on DEPART bits, chip */
1312 } else if ((unsigned)bank
->bank_number
== num_blocks
) {
1313 LOG_ERROR("FlexRAM support not yet implemented");
1314 return ERROR_FLASH_OPER_UNSUPPORTED
;
1316 LOG_ERROR("Cannot determine parameters for bank %d, only %d banks on device",
1317 bank
->bank_number
, num_blocks
);
1318 return ERROR_FLASH_BANK_INVALID
;
1321 if (bank
->sectors
) {
1322 free(bank
->sectors
);
1323 bank
->sectors
= NULL
;
1326 bank
->num_sectors
= bank
->size
/ kinfo
->sector_size
;
1327 assert(bank
->num_sectors
> 0);
1328 bank
->sectors
= malloc(sizeof(struct flash_sector
) * bank
->num_sectors
);
1330 for (i
= 0; i
< bank
->num_sectors
; i
++) {
1331 bank
->sectors
[i
].offset
= offset
;
1332 bank
->sectors
[i
].size
= kinfo
->sector_size
;
1333 offset
+= kinfo
->sector_size
;
1334 bank
->sectors
[i
].is_erased
= -1;
1335 bank
->sectors
[i
].is_protected
= 1;
1341 static int kinetis_probe(struct flash_bank
*bank
)
1343 if (bank
->target
->state
!= TARGET_HALTED
) {
1344 LOG_WARNING("Cannot communicate... target not halted.");
1345 return ERROR_TARGET_NOT_HALTED
;
1348 return kinetis_read_part_info(bank
);
1351 static int kinetis_auto_probe(struct flash_bank
*bank
)
1353 struct kinetis_flash_bank
*kinfo
= bank
->driver_priv
;
1355 if (kinfo
->sim_sdid
)
1358 return kinetis_probe(bank
);
1361 static int kinetis_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
1363 const char *bank_class_names
[] = {
1364 "(ANY)", "PFlash", "FlexNVM", "FlexRAM"
1367 struct kinetis_flash_bank
*kinfo
= bank
->driver_priv
;
1369 (void) snprintf(buf
, buf_size
,
1370 "%s driver for %s flash bank %s at 0x%8.8" PRIx32
"",
1371 bank
->driver
->name
, bank_class_names
[kinfo
->flash_class
],
1372 bank
->name
, bank
->base
);
1377 static int kinetis_blank_check(struct flash_bank
*bank
)
1379 struct kinetis_flash_bank
*kinfo
= bank
->driver_priv
;
1381 if (bank
->target
->state
!= TARGET_HALTED
) {
1382 LOG_ERROR("Target not halted");
1383 return ERROR_TARGET_NOT_HALTED
;
1386 if (kinfo
->flash_class
== FC_PFLASH
) {
1390 /* check if whole bank is blank */
1391 result
= kinetis_ftfx_command(bank
, FTFx_CMD_BLOCKSTAT
, bank
->base
, 0, 0, 0, 0, 0, 0, 0, 0, &ftfx_fstat
);
1393 if (result
!= ERROR_OK
)
1396 if (ftfx_fstat
& 0x01) {
1397 /* the whole bank is not erased, check sector-by-sector */
1399 for (i
= 0; i
< bank
->num_sectors
; i
++) {
1401 result
= kinetis_ftfx_command(bank
, FTFx_CMD_SECTSTAT
, bank
->base
+ bank
->sectors
[i
].offset
,
1402 1, 0, 0, 0, 0, 0, 0, 0, &ftfx_fstat
);
1404 if (result
== ERROR_OK
) {
1405 bank
->sectors
[i
].is_erased
= !(ftfx_fstat
& 0x01);
1407 LOG_DEBUG("Ignoring errored PFlash sector blank-check");
1408 bank
->sectors
[i
].is_erased
= -1;
1412 /* the whole bank is erased, update all sectors */
1414 for (i
= 0; i
< bank
->num_sectors
; i
++)
1415 bank
->sectors
[i
].is_erased
= 1;
1418 LOG_WARNING("kinetis_blank_check not supported yet for FlexNVM");
1419 return ERROR_FLASH_OPERATION_FAILED
;
1425 static const struct command_registration kinetis_securtiy_command_handlers
[] = {
1427 .name
= "check_security",
1428 .mode
= COMMAND_EXEC
,
1431 .handler
= kinetis_check_flash_security_status
,
1434 .name
= "mass_erase",
1435 .mode
= COMMAND_EXEC
,
1438 .handler
= kinetis_mdm_mass_erase
,
1441 .name
= "test_securing",
1442 .mode
= COMMAND_EXEC
,
1445 .handler
= kinetis_securing_test
,
1447 COMMAND_REGISTRATION_DONE
1450 static const struct command_registration kinetis_exec_command_handlers
[] = {
1453 .mode
= COMMAND_ANY
,
1456 .chain
= kinetis_securtiy_command_handlers
,
1458 COMMAND_REGISTRATION_DONE
1461 static const struct command_registration kinetis_command_handler
[] = {
1464 .mode
= COMMAND_ANY
,
1465 .help
= "kinetis NAND flash controller commands",
1467 .chain
= kinetis_exec_command_handlers
,
1469 COMMAND_REGISTRATION_DONE
1474 struct flash_driver kinetis_flash
= {
1476 .commands
= kinetis_command_handler
,
1477 .flash_bank_command
= kinetis_flash_bank_command
,
1478 .erase
= kinetis_erase
,
1479 .protect
= kinetis_protect
,
1480 .write
= kinetis_write
,
1481 .read
= default_flash_read
,
1482 .probe
= kinetis_probe
,
1483 .auto_probe
= kinetis_auto_probe
,
1484 .erase_check
= kinetis_blank_check
,
1485 .protect_check
= kinetis_protect_check
,
1486 .info
= kinetis_info
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)