1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * Copyright (C) 2011 by Andreas Fritiofson *
9 * andreas.fritiofson@gmail.com *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
25 ***************************************************************************/
32 #include <helper/binarybuffer.h>
33 #include <target/algorithm.h>
34 #include <target/armv7m.h>
36 /* stm32x register locations */
38 #define FLASH_REG_BASE_B0 0x40022000
39 #define FLASH_REG_BASE_B1 0x40022040
41 #define STM32_FLASH_ACR 0x00
42 #define STM32_FLASH_KEYR 0x04
43 #define STM32_FLASH_OPTKEYR 0x08
44 #define STM32_FLASH_SR 0x0C
45 #define STM32_FLASH_CR 0x10
46 #define STM32_FLASH_AR 0x14
47 #define STM32_FLASH_OBR 0x1C
48 #define STM32_FLASH_WRPR 0x20
50 /* TODO: Check if code using these really should be hard coded to bank 0.
51 * There are valid cases, on dual flash devices the protection of the
52 * second bank is done on the bank0 reg's. */
53 #define STM32_FLASH_ACR_B0 0x40022000
54 #define STM32_FLASH_KEYR_B0 0x40022004
55 #define STM32_FLASH_OPTKEYR_B0 0x40022008
56 #define STM32_FLASH_SR_B0 0x4002200C
57 #define STM32_FLASH_CR_B0 0x40022010
58 #define STM32_FLASH_AR_B0 0x40022014
59 #define STM32_FLASH_OBR_B0 0x4002201C
60 #define STM32_FLASH_WRPR_B0 0x40022020
62 /* option byte location */
64 #define STM32_OB_RDP 0x1FFFF800
65 #define STM32_OB_USER 0x1FFFF802
66 #define STM32_OB_DATA0 0x1FFFF804
67 #define STM32_OB_DATA1 0x1FFFF806
68 #define STM32_OB_WRP0 0x1FFFF808
69 #define STM32_OB_WRP1 0x1FFFF80A
70 #define STM32_OB_WRP2 0x1FFFF80C
71 #define STM32_OB_WRP3 0x1FFFF80E
73 /* FLASH_CR register bits */
75 #define FLASH_PG (1 << 0)
76 #define FLASH_PER (1 << 1)
77 #define FLASH_MER (1 << 2)
78 #define FLASH_OPTPG (1 << 4)
79 #define FLASH_OPTER (1 << 5)
80 #define FLASH_STRT (1 << 6)
81 #define FLASH_LOCK (1 << 7)
82 #define FLASH_OPTWRE (1 << 9)
84 /* FLASH_SR register bits */
86 #define FLASH_BSY (1 << 0)
87 #define FLASH_PGERR (1 << 2)
88 #define FLASH_WRPRTERR (1 << 4)
89 #define FLASH_EOP (1 << 5)
91 /* STM32_FLASH_OBR bit definitions (reading) */
96 #define OPT_RDRSTSTOP 3
97 #define OPT_RDRSTSTDBY 4
98 #define OPT_BFB2 5 /* dual flash bank only */
100 /* register unlock keys */
102 #define KEY1 0x45670123
103 #define KEY2 0xCDEF89AB
107 #define FLASH_WRITE_TIMEOUT 10
108 #define FLASH_ERASE_TIMEOUT 100
110 struct stm32x_options
{
112 uint16_t user_options
;
114 uint16_t protection
[4];
117 struct stm32x_flash_bank
{
118 struct stm32x_options option_bytes
;
123 /* used to access dual flash bank stm32xl */
124 uint32_t register_base
;
125 uint16_t default_rdp
;
126 int user_data_offset
;
128 uint32_t user_bank_size
;
131 static int stm32x_mass_erase(struct flash_bank
*bank
);
132 static int stm32x_get_device_id(struct flash_bank
*bank
, uint32_t *device_id
);
133 static int stm32x_write_block(struct flash_bank
*bank
, uint8_t *buffer
,
134 uint32_t offset
, uint32_t count
);
136 /* flash bank stm32x <base> <size> 0 0 <target#>
138 FLASH_BANK_COMMAND_HANDLER(stm32x_flash_bank_command
)
140 struct stm32x_flash_bank
*stm32x_info
;
143 return ERROR_COMMAND_SYNTAX_ERROR
;
145 stm32x_info
= malloc(sizeof(struct stm32x_flash_bank
));
147 bank
->driver_priv
= stm32x_info
;
148 stm32x_info
->probed
= 0;
149 stm32x_info
->has_dual_banks
= false;
150 stm32x_info
->register_base
= FLASH_REG_BASE_B0
;
151 stm32x_info
->user_bank_size
= bank
->size
;
156 static inline int stm32x_get_flash_reg(struct flash_bank
*bank
, uint32_t reg
)
158 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
159 return reg
+ stm32x_info
->register_base
;
162 static inline int stm32x_get_flash_status(struct flash_bank
*bank
, uint32_t *status
)
164 struct target
*target
= bank
->target
;
165 return target_read_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
), status
);
168 static int stm32x_wait_status_busy(struct flash_bank
*bank
, int timeout
)
170 struct target
*target
= bank
->target
;
172 int retval
= ERROR_OK
;
174 /* wait for busy to clear */
176 retval
= stm32x_get_flash_status(bank
, &status
);
177 if (retval
!= ERROR_OK
)
179 LOG_DEBUG("status: 0x%" PRIx32
"", status
);
180 if ((status
& FLASH_BSY
) == 0)
182 if (timeout
-- <= 0) {
183 LOG_ERROR("timed out waiting for flash");
189 if (status
& FLASH_WRPRTERR
) {
190 LOG_ERROR("stm32x device protected");
194 if (status
& FLASH_PGERR
) {
195 LOG_ERROR("stm32x device programming failed");
199 /* Clear but report errors */
200 if (status
& (FLASH_WRPRTERR
| FLASH_PGERR
)) {
201 /* If this operation fails, we ignore it and report the original
204 target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
),
205 FLASH_WRPRTERR
| FLASH_PGERR
);
210 static int stm32x_check_operation_supported(struct flash_bank
*bank
)
212 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
214 /* if we have a dual flash bank device then
215 * we need to perform option byte stuff on bank0 only */
216 if (stm32x_info
->register_base
!= FLASH_REG_BASE_B0
) {
217 LOG_ERROR("Option Byte Operation's must use bank0");
218 return ERROR_FLASH_OPERATION_FAILED
;
224 static int stm32x_read_options(struct flash_bank
*bank
)
227 struct stm32x_flash_bank
*stm32x_info
= NULL
;
228 struct target
*target
= bank
->target
;
230 stm32x_info
= bank
->driver_priv
;
232 /* read current option bytes */
233 int retval
= target_read_u32(target
, STM32_FLASH_OBR_B0
, &optiondata
);
234 if (retval
!= ERROR_OK
)
237 stm32x_info
->option_bytes
.user_options
= (optiondata
>> stm32x_info
->option_offset
>> 2) & 0xffff;
238 stm32x_info
->option_bytes
.user_data
= (optiondata
>> stm32x_info
->user_data_offset
) & 0xffff;
239 stm32x_info
->option_bytes
.RDP
= (optiondata
& (1 << OPT_READOUT
)) ? 0xFFFF : 0x5AA5;
241 if (optiondata
& (1 << OPT_READOUT
))
242 LOG_INFO("Device Security Bit Set");
244 /* each bit refers to a 4bank protection */
245 retval
= target_read_u32(target
, STM32_FLASH_WRPR_B0
, &optiondata
);
246 if (retval
!= ERROR_OK
)
249 stm32x_info
->option_bytes
.protection
[0] = (uint16_t)optiondata
;
250 stm32x_info
->option_bytes
.protection
[1] = (uint16_t)(optiondata
>> 8);
251 stm32x_info
->option_bytes
.protection
[2] = (uint16_t)(optiondata
>> 16);
252 stm32x_info
->option_bytes
.protection
[3] = (uint16_t)(optiondata
>> 24);
257 static int stm32x_erase_options(struct flash_bank
*bank
)
259 struct stm32x_flash_bank
*stm32x_info
= NULL
;
260 struct target
*target
= bank
->target
;
262 stm32x_info
= bank
->driver_priv
;
264 /* read current options */
265 stm32x_read_options(bank
);
267 /* unlock flash registers */
268 int retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY1
);
269 if (retval
!= ERROR_OK
)
272 retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY2
);
273 if (retval
!= ERROR_OK
)
276 /* unlock option flash registers */
277 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY1
);
278 if (retval
!= ERROR_OK
)
280 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY2
);
281 if (retval
!= ERROR_OK
)
284 /* erase option bytes */
285 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_OPTER
| FLASH_OPTWRE
);
286 if (retval
!= ERROR_OK
)
288 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_OPTER
| FLASH_STRT
| FLASH_OPTWRE
);
289 if (retval
!= ERROR_OK
)
292 retval
= stm32x_wait_status_busy(bank
, FLASH_ERASE_TIMEOUT
);
293 if (retval
!= ERROR_OK
)
296 /* clear readout protection and complementary option bytes
297 * this will also force a device unlock if set */
298 stm32x_info
->option_bytes
.RDP
= stm32x_info
->default_rdp
;
303 static int stm32x_write_options(struct flash_bank
*bank
)
305 struct stm32x_flash_bank
*stm32x_info
= NULL
;
306 struct target
*target
= bank
->target
;
308 stm32x_info
= bank
->driver_priv
;
310 /* unlock flash registers */
311 int retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY1
);
312 if (retval
!= ERROR_OK
)
314 retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY2
);
315 if (retval
!= ERROR_OK
)
318 /* unlock option flash registers */
319 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY1
);
320 if (retval
!= ERROR_OK
)
322 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY2
);
323 if (retval
!= ERROR_OK
)
326 /* program option bytes */
327 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_OPTPG
| FLASH_OPTWRE
);
328 if (retval
!= ERROR_OK
)
331 uint8_t opt_bytes
[16];
333 target_buffer_set_u16(target
, opt_bytes
, stm32x_info
->option_bytes
.RDP
);
334 target_buffer_set_u16(target
, opt_bytes
+ 2, stm32x_info
->option_bytes
.user_options
);
335 target_buffer_set_u16(target
, opt_bytes
+ 4, stm32x_info
->option_bytes
.user_data
& 0xff);
336 target_buffer_set_u16(target
, opt_bytes
+ 6, (stm32x_info
->option_bytes
.user_data
>> 8) & 0xff);
337 target_buffer_set_u16(target
, opt_bytes
+ 8, stm32x_info
->option_bytes
.protection
[0]);
338 target_buffer_set_u16(target
, opt_bytes
+ 10, stm32x_info
->option_bytes
.protection
[1]);
339 target_buffer_set_u16(target
, opt_bytes
+ 12, stm32x_info
->option_bytes
.protection
[2]);
340 target_buffer_set_u16(target
, opt_bytes
+ 14, stm32x_info
->option_bytes
.protection
[3]);
342 uint32_t offset
= STM32_OB_RDP
- bank
->base
;
343 retval
= stm32x_write_block(bank
, opt_bytes
, offset
, sizeof(opt_bytes
) / 2);
344 if (retval
!= ERROR_OK
) {
345 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
346 LOG_ERROR("working area required to erase options bytes");
350 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_LOCK
);
351 if (retval
!= ERROR_OK
)
357 static int stm32x_protect_check(struct flash_bank
*bank
)
359 struct target
*target
= bank
->target
;
360 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
367 if (target
->state
!= TARGET_HALTED
) {
368 LOG_ERROR("Target not halted");
369 return ERROR_TARGET_NOT_HALTED
;
372 int retval
= stm32x_check_operation_supported(bank
);
373 if (ERROR_OK
!= retval
)
376 /* medium density - each bit refers to a 4bank protection
377 * high density - each bit refers to a 2bank protection */
378 retval
= target_read_u32(target
, STM32_FLASH_WRPR_B0
, &protection
);
379 if (retval
!= ERROR_OK
)
382 /* medium density - each protection bit is for 4 * 1K pages
383 * high density - each protection bit is for 2 * 2K pages */
384 num_bits
= (bank
->num_sectors
/ stm32x_info
->ppage_size
);
386 if (stm32x_info
->ppage_size
== 2) {
387 /* high density flash/connectivity line protection */
391 if (protection
& (1 << 31))
394 /* bit 31 controls sector 62 - 255 protection for high density
395 * bit 31 controls sector 62 - 127 protection for connectivity line */
396 for (s
= 62; s
< bank
->num_sectors
; s
++)
397 bank
->sectors
[s
].is_protected
= set
;
399 if (bank
->num_sectors
> 61)
402 for (i
= 0; i
< num_bits
; i
++) {
405 if (protection
& (1 << i
))
408 for (s
= 0; s
< stm32x_info
->ppage_size
; s
++)
409 bank
->sectors
[(i
* stm32x_info
->ppage_size
) + s
].is_protected
= set
;
412 /* low/medium density flash protection */
413 for (i
= 0; i
< num_bits
; i
++) {
416 if (protection
& (1 << i
))
419 for (s
= 0; s
< stm32x_info
->ppage_size
; s
++)
420 bank
->sectors
[(i
* stm32x_info
->ppage_size
) + s
].is_protected
= set
;
427 static int stm32x_erase(struct flash_bank
*bank
, int first
, int last
)
429 struct target
*target
= bank
->target
;
432 if (bank
->target
->state
!= TARGET_HALTED
) {
433 LOG_ERROR("Target not halted");
434 return ERROR_TARGET_NOT_HALTED
;
437 if ((first
== 0) && (last
== (bank
->num_sectors
- 1)))
438 return stm32x_mass_erase(bank
);
440 /* unlock flash registers */
441 int retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY1
);
442 if (retval
!= ERROR_OK
)
444 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY2
);
445 if (retval
!= ERROR_OK
)
448 for (i
= first
; i
<= last
; i
++) {
449 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_PER
);
450 if (retval
!= ERROR_OK
)
452 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_AR
),
453 bank
->base
+ bank
->sectors
[i
].offset
);
454 if (retval
!= ERROR_OK
)
456 retval
= target_write_u32(target
,
457 stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_PER
| FLASH_STRT
);
458 if (retval
!= ERROR_OK
)
461 retval
= stm32x_wait_status_busy(bank
, FLASH_ERASE_TIMEOUT
);
462 if (retval
!= ERROR_OK
)
465 bank
->sectors
[i
].is_erased
= 1;
468 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_LOCK
);
469 if (retval
!= ERROR_OK
)
475 static int stm32x_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
477 struct stm32x_flash_bank
*stm32x_info
= NULL
;
478 struct target
*target
= bank
->target
;
479 uint16_t prot_reg
[4] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
484 stm32x_info
= bank
->driver_priv
;
486 if (target
->state
!= TARGET_HALTED
) {
487 LOG_ERROR("Target not halted");
488 return ERROR_TARGET_NOT_HALTED
;
491 int retval
= stm32x_check_operation_supported(bank
);
492 if (ERROR_OK
!= retval
)
495 if ((first
% stm32x_info
->ppage_size
) != 0) {
496 LOG_WARNING("aligned start protect sector to a %d sector boundary",
497 stm32x_info
->ppage_size
);
498 first
= first
- (first
% stm32x_info
->ppage_size
);
500 if (((last
+ 1) % stm32x_info
->ppage_size
) != 0) {
501 LOG_WARNING("aligned end protect sector to a %d sector boundary",
502 stm32x_info
->ppage_size
);
504 last
= last
- (last
% stm32x_info
->ppage_size
);
508 /* medium density - each bit refers to a 4bank protection
509 * high density - each bit refers to a 2bank protection */
510 retval
= target_read_u32(target
, STM32_FLASH_WRPR_B0
, &protection
);
511 if (retval
!= ERROR_OK
)
514 prot_reg
[0] = (uint16_t)protection
;
515 prot_reg
[1] = (uint16_t)(protection
>> 8);
516 prot_reg
[2] = (uint16_t)(protection
>> 16);
517 prot_reg
[3] = (uint16_t)(protection
>> 24);
519 if (stm32x_info
->ppage_size
== 2) {
520 /* high density flash */
522 /* bit 7 controls sector 62 - 255 protection */
525 prot_reg
[3] &= ~(1 << 7);
527 prot_reg
[3] |= (1 << 7);
535 for (i
= first
; i
<= last
; i
++) {
536 reg
= (i
/ stm32x_info
->ppage_size
) / 8;
537 bit
= (i
/ stm32x_info
->ppage_size
) - (reg
* 8);
540 prot_reg
[reg
] &= ~(1 << bit
);
542 prot_reg
[reg
] |= (1 << bit
);
545 /* medium density flash */
546 for (i
= first
; i
<= last
; i
++) {
547 reg
= (i
/ stm32x_info
->ppage_size
) / 8;
548 bit
= (i
/ stm32x_info
->ppage_size
) - (reg
* 8);
551 prot_reg
[reg
] &= ~(1 << bit
);
553 prot_reg
[reg
] |= (1 << bit
);
557 status
= stm32x_erase_options(bank
);
558 if (status
!= ERROR_OK
)
561 stm32x_info
->option_bytes
.protection
[0] = prot_reg
[0];
562 stm32x_info
->option_bytes
.protection
[1] = prot_reg
[1];
563 stm32x_info
->option_bytes
.protection
[2] = prot_reg
[2];
564 stm32x_info
->option_bytes
.protection
[3] = prot_reg
[3];
566 return stm32x_write_options(bank
);
569 static int stm32x_write_block(struct flash_bank
*bank
, uint8_t *buffer
,
570 uint32_t offset
, uint32_t count
)
572 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
573 struct target
*target
= bank
->target
;
574 uint32_t buffer_size
= 16384;
575 struct working_area
*write_algorithm
;
576 struct working_area
*source
;
577 uint32_t address
= bank
->base
+ offset
;
578 struct reg_param reg_params
[5];
579 struct armv7m_algorithm armv7m_info
;
580 int retval
= ERROR_OK
;
582 /* see contrib/loaders/flash/stm32f1x.S for src */
584 static const uint8_t stm32x_flash_write_code
[] = {
585 /* #define STM32_FLASH_SR_OFFSET 0x0C */
587 0x16, 0x68, /* ldr r6, [r2, #0] */
588 0x00, 0x2e, /* cmp r6, #0 */
589 0x18, 0xd0, /* beq exit */
590 0x55, 0x68, /* ldr r5, [r2, #4] */
591 0xb5, 0x42, /* cmp r5, r6 */
592 0xf9, 0xd0, /* beq wait_fifo */
593 0x2e, 0x88, /* ldrh r6, [r5, #0] */
594 0x26, 0x80, /* strh r6, [r4, #0] */
595 0x02, 0x35, /* adds r5, #2 */
596 0x02, 0x34, /* adds r4, #2 */
598 0xc6, 0x68, /* ldr r6, [r0, #STM32_FLASH_SR_OFFSET] */
599 0x01, 0x27, /* movs r7, #1 */
600 0x3e, 0x42, /* tst r6, r7 */
601 0xfb, 0xd1, /* bne busy */
602 0x14, 0x27, /* movs r7, #0x14 */
603 0x3e, 0x42, /* tst r6, r7 */
604 0x08, 0xd1, /* bne error */
605 0x9d, 0x42, /* cmp r5, r3 */
606 0x01, 0xd3, /* bcc no_wrap */
607 0x15, 0x46, /* mov r5, r2 */
608 0x08, 0x35, /* adds r5, #8 */
610 0x55, 0x60, /* str r5, [r2, #4] */
611 0x01, 0x39, /* subs r1, r1, #1 */
612 0x00, 0x29, /* cmp r1, #0 */
613 0x02, 0xd0, /* beq exit */
614 0xe5, 0xe7, /* b wait_fifo */
616 0x00, 0x20, /* movs r0, #0 */
617 0x50, 0x60, /* str r0, [r2, #4] */
619 0x30, 0x46, /* mov r0, r6 */
620 0x00, 0xbe, /* bkpt #0 */
623 /* flash write code */
624 if (target_alloc_working_area(target
, sizeof(stm32x_flash_write_code
),
625 &write_algorithm
) != ERROR_OK
) {
626 LOG_WARNING("no working area available, can't do block memory writes");
627 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
630 retval
= target_write_buffer(target
, write_algorithm
->address
,
631 sizeof(stm32x_flash_write_code
), (uint8_t *)stm32x_flash_write_code
);
632 if (retval
!= ERROR_OK
)
636 while (target_alloc_working_area_try(target
, buffer_size
, &source
) != ERROR_OK
) {
638 buffer_size
&= ~3UL; /* Make sure it's 4 byte aligned */
639 if (buffer_size
<= 256) {
640 /* we already allocated the writing code, but failed to get a
641 * buffer, free the algorithm */
642 target_free_working_area(target
, write_algorithm
);
644 LOG_WARNING("no large enough working area available, can't do block memory writes");
645 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
649 init_reg_param(®_params
[0], "r0", 32, PARAM_IN_OUT
); /* flash base (in), status (out) */
650 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
); /* count (halfword-16bit) */
651 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
); /* buffer start */
652 init_reg_param(®_params
[3], "r3", 32, PARAM_OUT
); /* buffer end */
653 init_reg_param(®_params
[4], "r4", 32, PARAM_IN_OUT
); /* target address */
655 buf_set_u32(reg_params
[0].value
, 0, 32, stm32x_info
->register_base
);
656 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
657 buf_set_u32(reg_params
[2].value
, 0, 32, source
->address
);
658 buf_set_u32(reg_params
[3].value
, 0, 32, source
->address
+ source
->size
);
659 buf_set_u32(reg_params
[4].value
, 0, 32, address
);
661 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
662 armv7m_info
.core_mode
= ARM_MODE_THREAD
;
664 retval
= target_run_flash_async_algorithm(target
, buffer
, count
, 2,
667 source
->address
, source
->size
,
668 write_algorithm
->address
, 0,
671 if (retval
== ERROR_FLASH_OPERATION_FAILED
) {
672 LOG_ERROR("flash write failed at address 0x%"PRIx32
,
673 buf_get_u32(reg_params
[4].value
, 0, 32));
675 if (buf_get_u32(reg_params
[0].value
, 0, 32) & FLASH_PGERR
) {
676 LOG_ERROR("flash memory not erased before writing");
677 /* Clear but report errors */
678 target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
), FLASH_PGERR
);
681 if (buf_get_u32(reg_params
[0].value
, 0, 32) & FLASH_WRPRTERR
) {
682 LOG_ERROR("flash memory write protected");
683 /* Clear but report errors */
684 target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
), FLASH_WRPRTERR
);
688 target_free_working_area(target
, source
);
689 target_free_working_area(target
, write_algorithm
);
691 destroy_reg_param(®_params
[0]);
692 destroy_reg_param(®_params
[1]);
693 destroy_reg_param(®_params
[2]);
694 destroy_reg_param(®_params
[3]);
695 destroy_reg_param(®_params
[4]);
700 static int stm32x_write(struct flash_bank
*bank
, uint8_t *buffer
,
701 uint32_t offset
, uint32_t count
)
703 struct target
*target
= bank
->target
;
704 uint8_t *new_buffer
= NULL
;
706 if (bank
->target
->state
!= TARGET_HALTED
) {
707 LOG_ERROR("Target not halted");
708 return ERROR_TARGET_NOT_HALTED
;
712 LOG_ERROR("offset 0x%" PRIx32
" breaks required 2-byte alignment", offset
);
713 return ERROR_FLASH_DST_BREAKS_ALIGNMENT
;
716 /* If there's an odd number of bytes, the data has to be padded. Duplicate
717 * the buffer and use the normal code path with a single block write since
718 * it's probably cheaper than to special case the last odd write using
719 * discrete accesses. */
721 new_buffer
= malloc(count
+ 1);
722 if (new_buffer
== NULL
) {
723 LOG_ERROR("odd number of bytes to write and no memory for padding buffer");
726 LOG_INFO("odd number of bytes to write, padding with 0xff");
727 buffer
= memcpy(new_buffer
, buffer
, count
);
728 buffer
[count
++] = 0xff;
731 uint32_t words_remaining
= count
/ 2;
734 /* unlock flash registers */
735 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY1
);
736 if (retval
!= ERROR_OK
)
738 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY2
);
739 if (retval
!= ERROR_OK
)
742 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_PG
);
743 if (retval
!= ERROR_OK
)
746 /* try using a block write */
747 retval
= stm32x_write_block(bank
, buffer
, offset
, words_remaining
);
749 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
) {
750 /* if block write failed (no sufficient working area),
751 * we use normal (slow) single halfword accesses */
752 LOG_WARNING("couldn't use block writes, falling back to single memory accesses");
754 while (words_remaining
> 0) {
756 memcpy(&value
, buffer
, sizeof(uint16_t));
758 retval
= target_write_u16(target
, bank
->base
+ offset
, value
);
759 if (retval
!= ERROR_OK
)
760 goto reset_pg_and_lock
;
762 retval
= stm32x_wait_status_busy(bank
, 5);
763 if (retval
!= ERROR_OK
)
764 goto reset_pg_and_lock
;
773 retval2
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_LOCK
);
774 if (retval
== ERROR_OK
)
784 static int stm32x_get_device_id(struct flash_bank
*bank
, uint32_t *device_id
)
786 /* This check the device CPUID core register to detect
787 * the M0 from the M3 devices. */
789 struct target
*target
= bank
->target
;
790 uint32_t cpuid
, device_id_register
= 0;
792 /* Get the CPUID from the ARM Core
793 * http://infocenter.arm.com/help/topic/com.arm.doc.ddi0432c/DDI0432C_cortex_m0_r0p0_trm.pdf 4.2.1 */
794 int retval
= target_read_u32(target
, 0xE000ED00, &cpuid
);
795 if (retval
!= ERROR_OK
)
798 if (((cpuid
>> 4) & 0xFFF) == 0xC20) {
799 /* 0xC20 is M0 devices */
800 device_id_register
= 0x40015800;
801 } else if (((cpuid
>> 4) & 0xFFF) == 0xC23) {
802 /* 0xC23 is M3 devices */
803 device_id_register
= 0xE0042000;
804 } else if (((cpuid
>> 4) & 0xFFF) == 0xC24) {
805 /* 0xC24 is M4 devices */
806 device_id_register
= 0xE0042000;
808 LOG_ERROR("Cannot identify target as a stm32x");
812 /* read stm32 device id register */
813 retval
= target_read_u32(target
, device_id_register
, device_id
);
814 if (retval
!= ERROR_OK
)
820 static int stm32x_get_flash_size(struct flash_bank
*bank
, uint16_t *flash_size_in_kb
)
822 struct target
*target
= bank
->target
;
823 uint32_t cpuid
, flash_size_reg
;
825 int retval
= target_read_u32(target
, 0xE000ED00, &cpuid
);
826 if (retval
!= ERROR_OK
)
829 if (((cpuid
>> 4) & 0xFFF) == 0xC20) {
830 /* 0xC20 is M0 devices */
831 flash_size_reg
= 0x1FFFF7CC;
832 } else if (((cpuid
>> 4) & 0xFFF) == 0xC23) {
833 /* 0xC23 is M3 devices */
834 flash_size_reg
= 0x1FFFF7E0;
835 } else if (((cpuid
>> 4) & 0xFFF) == 0xC24) {
836 /* 0xC24 is M4 devices */
837 flash_size_reg
= 0x1FFFF7CC;
839 LOG_ERROR("Cannot identify target as a stm32x");
843 retval
= target_read_u16(target
, flash_size_reg
, flash_size_in_kb
);
844 if (retval
!= ERROR_OK
)
850 static int stm32x_probe(struct flash_bank
*bank
)
852 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
854 uint16_t flash_size_in_kb
;
855 uint16_t max_flash_size_in_kb
;
858 uint32_t base_address
= 0x08000000;
860 stm32x_info
->probed
= 0;
861 stm32x_info
->register_base
= FLASH_REG_BASE_B0
;
862 stm32x_info
->user_data_offset
= 10;
863 stm32x_info
->option_offset
= 0;
865 /* default factory protection level */
866 stm32x_info
->default_rdp
= 0x5AA5;
868 /* read stm32 device id register */
869 int retval
= stm32x_get_device_id(bank
, &device_id
);
870 if (retval
!= ERROR_OK
)
873 LOG_INFO("device id = 0x%08" PRIx32
"", device_id
);
875 /* set page size, protection granularity and max flash size depending on family */
876 switch (device_id
& 0xfff) {
877 case 0x410: /* medium density */
879 stm32x_info
->ppage_size
= 4;
880 max_flash_size_in_kb
= 128;
882 case 0x412: /* low density */
884 stm32x_info
->ppage_size
= 4;
885 max_flash_size_in_kb
= 32;
887 case 0x414: /* high density */
889 stm32x_info
->ppage_size
= 2;
890 max_flash_size_in_kb
= 512;
892 case 0x418: /* connectivity line density */
894 stm32x_info
->ppage_size
= 2;
895 max_flash_size_in_kb
= 256;
897 case 0x420: /* value line density */
899 stm32x_info
->ppage_size
= 4;
900 max_flash_size_in_kb
= 128;
902 case 0x422: /* stm32f30x */
904 stm32x_info
->ppage_size
= 2;
905 max_flash_size_in_kb
= 256;
906 stm32x_info
->user_data_offset
= 16;
907 stm32x_info
->option_offset
= 6;
908 stm32x_info
->default_rdp
= 0x55AA;
910 case 0x428: /* value line High density */
912 stm32x_info
->ppage_size
= 4;
913 max_flash_size_in_kb
= 128;
915 case 0x430: /* xl line density (dual flash banks) */
917 stm32x_info
->ppage_size
= 2;
918 max_flash_size_in_kb
= 1024;
919 stm32x_info
->has_dual_banks
= true;
921 case 0x432: /* stm32f37x */
923 stm32x_info
->ppage_size
= 2;
924 max_flash_size_in_kb
= 256;
925 stm32x_info
->user_data_offset
= 16;
926 stm32x_info
->option_offset
= 6;
927 stm32x_info
->default_rdp
= 0x55AA;
929 case 0x440: /* stm32f0x */
932 stm32x_info
->ppage_size
= 4;
933 max_flash_size_in_kb
= 64;
934 stm32x_info
->user_data_offset
= 16;
935 stm32x_info
->option_offset
= 6;
936 stm32x_info
->default_rdp
= 0x55AA;
939 LOG_WARNING("Cannot identify target as a STM32 family.");
943 /* get flash size from target. */
944 retval
= stm32x_get_flash_size(bank
, &flash_size_in_kb
);
946 /* failed reading flash size or flash size invalid (early silicon),
947 * default to max target family */
948 if (retval
!= ERROR_OK
|| flash_size_in_kb
== 0xffff || flash_size_in_kb
== 0) {
949 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming %dk flash",
950 max_flash_size_in_kb
);
951 flash_size_in_kb
= max_flash_size_in_kb
;
954 if (stm32x_info
->has_dual_banks
) {
955 /* split reported size into matching bank */
956 if (bank
->base
!= 0x08080000) {
957 /* bank 0 will be fixed 512k */
958 flash_size_in_kb
= 512;
960 flash_size_in_kb
-= 512;
961 /* bank1 also uses a register offset */
962 stm32x_info
->register_base
= FLASH_REG_BASE_B1
;
963 base_address
= 0x08080000;
967 /* if the user sets the size manually then ignore the probed value
968 * this allows us to work around devices that have a invalid flash size register value */
969 if (stm32x_info
->user_bank_size
) {
970 LOG_INFO("ignoring flash probed value, using configured bank size");
971 flash_size_in_kb
= stm32x_info
->user_bank_size
/ 1024;
974 LOG_INFO("flash size = %dkbytes", flash_size_in_kb
);
976 /* did we assign flash size? */
977 assert(flash_size_in_kb
!= 0xffff);
979 /* calculate numbers of pages */
980 int num_pages
= flash_size_in_kb
* 1024 / page_size
;
982 /* check that calculation result makes sense */
983 assert(num_pages
> 0);
987 bank
->sectors
= NULL
;
990 bank
->base
= base_address
;
991 bank
->size
= (num_pages
* page_size
);
992 bank
->num_sectors
= num_pages
;
993 bank
->sectors
= malloc(sizeof(struct flash_sector
) * num_pages
);
995 for (i
= 0; i
< num_pages
; i
++) {
996 bank
->sectors
[i
].offset
= i
* page_size
;
997 bank
->sectors
[i
].size
= page_size
;
998 bank
->sectors
[i
].is_erased
= -1;
999 bank
->sectors
[i
].is_protected
= 1;
1002 stm32x_info
->probed
= 1;
1007 static int stm32x_auto_probe(struct flash_bank
*bank
)
1009 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
1010 if (stm32x_info
->probed
)
1012 return stm32x_probe(bank
);
1016 COMMAND_HANDLER(stm32x_handle_part_id_command
)
1022 static int get_stm32x_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
1027 /* read stm32 device id register */
1028 int retval
= stm32x_get_device_id(bank
, &device_id
);
1029 if (retval
!= ERROR_OK
)
1032 if ((device_id
& 0xfff) == 0x410) {
1033 printed
= snprintf(buf
, buf_size
, "stm32x (Medium Density) - Rev: ");
1035 buf_size
-= printed
;
1037 switch (device_id
>> 16) {
1039 snprintf(buf
, buf_size
, "A");
1043 snprintf(buf
, buf_size
, "B");
1047 snprintf(buf
, buf_size
, "Z");
1051 snprintf(buf
, buf_size
, "Y");
1055 snprintf(buf
, buf_size
, "unknown");
1058 } else if ((device_id
& 0xfff) == 0x412) {
1059 printed
= snprintf(buf
, buf_size
, "stm32x (Low Density) - Rev: ");
1061 buf_size
-= printed
;
1063 switch (device_id
>> 16) {
1065 snprintf(buf
, buf_size
, "A");
1069 snprintf(buf
, buf_size
, "unknown");
1072 } else if ((device_id
& 0xfff) == 0x414) {
1073 printed
= snprintf(buf
, buf_size
, "stm32x (High Density) - Rev: ");
1075 buf_size
-= printed
;
1077 switch (device_id
>> 16) {
1079 snprintf(buf
, buf_size
, "A");
1083 snprintf(buf
, buf_size
, "Z");
1087 snprintf(buf
, buf_size
, "unknown");
1090 } else if ((device_id
& 0xfff) == 0x418) {
1091 printed
= snprintf(buf
, buf_size
, "stm32x (Connectivity) - Rev: ");
1093 buf_size
-= printed
;
1095 switch (device_id
>> 16) {
1097 snprintf(buf
, buf_size
, "A");
1101 snprintf(buf
, buf_size
, "Z");
1105 snprintf(buf
, buf_size
, "unknown");
1108 } else if ((device_id
& 0xfff) == 0x420) {
1109 printed
= snprintf(buf
, buf_size
, "stm32x (Value) - Rev: ");
1111 buf_size
-= printed
;
1113 switch (device_id
>> 16) {
1115 snprintf(buf
, buf_size
, "A");
1119 snprintf(buf
, buf_size
, "Z");
1123 snprintf(buf
, buf_size
, "unknown");
1126 } else if ((device_id
& 0xfff) == 0x422) {
1127 printed
= snprintf(buf
, buf_size
, "stm32f30x - Rev: ");
1129 buf_size
-= printed
;
1131 switch (device_id
>> 16) {
1133 snprintf(buf
, buf_size
, "A");
1137 snprintf(buf
, buf_size
, "Z");
1141 snprintf(buf
, buf_size
, "B");
1145 snprintf(buf
, buf_size
, "unknown");
1148 } else if ((device_id
& 0xfff) == 0x428) {
1149 printed
= snprintf(buf
, buf_size
, "stm32x (Value HD) - Rev: ");
1151 buf_size
-= printed
;
1153 switch (device_id
>> 16) {
1155 snprintf(buf
, buf_size
, "A");
1159 snprintf(buf
, buf_size
, "Z");
1163 snprintf(buf
, buf_size
, "unknown");
1166 } else if ((device_id
& 0xfff) == 0x430) {
1167 printed
= snprintf(buf
, buf_size
, "stm32x (XL) - Rev: ");
1169 buf_size
-= printed
;
1171 switch (device_id
>> 16) {
1173 snprintf(buf
, buf_size
, "A");
1177 snprintf(buf
, buf_size
, "unknown");
1180 } else if ((device_id
& 0xfff) == 0x432) {
1181 printed
= snprintf(buf
, buf_size
, "stm32f37x - Rev: ");
1183 buf_size
-= printed
;
1185 switch (device_id
>> 16) {
1187 snprintf(buf
, buf_size
, "A");
1191 snprintf(buf
, buf_size
, "B");
1195 snprintf(buf
, buf_size
, "unknown");
1198 } else if (((device_id
& 0xfff) == 0x440) ||
1199 ((device_id
& 0xfff) == 0x444)) {
1200 printed
= snprintf(buf
, buf_size
, "stm32f0x - Rev: ");
1202 buf_size
-= printed
;
1204 switch (device_id
>> 16) {
1206 snprintf(buf
, buf_size
, "1.0");
1210 snprintf(buf
, buf_size
, "2.0");
1214 snprintf(buf
, buf_size
, "unknown");
1218 snprintf(buf
, buf_size
, "Cannot identify target as a stm32x\n");
1225 COMMAND_HANDLER(stm32x_handle_lock_command
)
1227 struct target
*target
= NULL
;
1228 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1231 return ERROR_COMMAND_SYNTAX_ERROR
;
1233 struct flash_bank
*bank
;
1234 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1235 if (ERROR_OK
!= retval
)
1238 stm32x_info
= bank
->driver_priv
;
1240 target
= bank
->target
;
1242 if (target
->state
!= TARGET_HALTED
) {
1243 LOG_ERROR("Target not halted");
1244 return ERROR_TARGET_NOT_HALTED
;
1247 retval
= stm32x_check_operation_supported(bank
);
1248 if (ERROR_OK
!= retval
)
1251 if (stm32x_erase_options(bank
) != ERROR_OK
) {
1252 command_print(CMD_CTX
, "stm32x failed to erase options");
1256 /* set readout protection */
1257 stm32x_info
->option_bytes
.RDP
= 0;
1259 if (stm32x_write_options(bank
) != ERROR_OK
) {
1260 command_print(CMD_CTX
, "stm32x failed to lock device");
1264 command_print(CMD_CTX
, "stm32x locked");
1269 COMMAND_HANDLER(stm32x_handle_unlock_command
)
1271 struct target
*target
= NULL
;
1274 return ERROR_COMMAND_SYNTAX_ERROR
;
1276 struct flash_bank
*bank
;
1277 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1278 if (ERROR_OK
!= retval
)
1281 target
= bank
->target
;
1283 if (target
->state
!= TARGET_HALTED
) {
1284 LOG_ERROR("Target not halted");
1285 return ERROR_TARGET_NOT_HALTED
;
1288 retval
= stm32x_check_operation_supported(bank
);
1289 if (ERROR_OK
!= retval
)
1292 if (stm32x_erase_options(bank
) != ERROR_OK
) {
1293 command_print(CMD_CTX
, "stm32x failed to unlock device");
1297 if (stm32x_write_options(bank
) != ERROR_OK
) {
1298 command_print(CMD_CTX
, "stm32x failed to lock device");
1302 command_print(CMD_CTX
, "stm32x unlocked.\n"
1303 "INFO: a reset or power cycle is required "
1304 "for the new settings to take effect.");
1309 COMMAND_HANDLER(stm32x_handle_options_read_command
)
1311 uint32_t optionbyte
;
1312 struct target
*target
= NULL
;
1313 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1316 return ERROR_COMMAND_SYNTAX_ERROR
;
1318 struct flash_bank
*bank
;
1319 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1320 if (ERROR_OK
!= retval
)
1323 stm32x_info
= bank
->driver_priv
;
1325 target
= bank
->target
;
1327 if (target
->state
!= TARGET_HALTED
) {
1328 LOG_ERROR("Target not halted");
1329 return ERROR_TARGET_NOT_HALTED
;
1332 retval
= stm32x_check_operation_supported(bank
);
1333 if (ERROR_OK
!= retval
)
1336 retval
= target_read_u32(target
, STM32_FLASH_OBR_B0
, &optionbyte
);
1337 if (retval
!= ERROR_OK
)
1339 command_print(CMD_CTX
, "Option Byte: 0x%" PRIx32
"", optionbyte
);
1341 int user_data
= optionbyte
;
1343 if (buf_get_u32((uint8_t *)&optionbyte
, OPT_ERROR
, 1))
1344 command_print(CMD_CTX
, "Option Byte Complement Error");
1346 if (buf_get_u32((uint8_t *)&optionbyte
, OPT_READOUT
, 1))
1347 command_print(CMD_CTX
, "Readout Protection On");
1349 command_print(CMD_CTX
, "Readout Protection Off");
1351 /* user option bytes are offset depending on variant */
1352 optionbyte
>>= stm32x_info
->option_offset
;
1354 if (buf_get_u32((uint8_t *)&optionbyte
, OPT_RDWDGSW
, 1))
1355 command_print(CMD_CTX
, "Software Watchdog");
1357 command_print(CMD_CTX
, "Hardware Watchdog");
1359 if (buf_get_u32((uint8_t *)&optionbyte
, OPT_RDRSTSTOP
, 1))
1360 command_print(CMD_CTX
, "Stop: No reset generated");
1362 command_print(CMD_CTX
, "Stop: Reset generated");
1364 if (buf_get_u32((uint8_t *)&optionbyte
, OPT_RDRSTSTDBY
, 1))
1365 command_print(CMD_CTX
, "Standby: No reset generated");
1367 command_print(CMD_CTX
, "Standby: Reset generated");
1369 if (stm32x_info
->has_dual_banks
) {
1370 if (buf_get_u32((uint8_t *)&optionbyte
, OPT_BFB2
, 1))
1371 command_print(CMD_CTX
, "Boot: Bank 0");
1373 command_print(CMD_CTX
, "Boot: Bank 1");
1376 command_print(CMD_CTX
, "User Option0: 0x%02" PRIx8
,
1377 (user_data
>> stm32x_info
->user_data_offset
) & 0xff);
1378 command_print(CMD_CTX
, "User Option1: 0x%02" PRIx8
,
1379 (user_data
>> (stm32x_info
->user_data_offset
+ 8)) & 0xff);
1384 COMMAND_HANDLER(stm32x_handle_options_write_command
)
1386 struct target
*target
= NULL
;
1387 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1388 uint16_t optionbyte
;
1391 return ERROR_COMMAND_SYNTAX_ERROR
;
1393 struct flash_bank
*bank
;
1394 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1395 if (ERROR_OK
!= retval
)
1398 stm32x_info
= bank
->driver_priv
;
1400 target
= bank
->target
;
1402 if (target
->state
!= TARGET_HALTED
) {
1403 LOG_ERROR("Target not halted");
1404 return ERROR_TARGET_NOT_HALTED
;
1407 retval
= stm32x_check_operation_supported(bank
);
1408 if (ERROR_OK
!= retval
)
1411 retval
= stm32x_read_options(bank
);
1412 if (ERROR_OK
!= retval
)
1415 /* start with current options */
1416 optionbyte
= stm32x_info
->option_bytes
.user_options
;
1418 /* skip over flash bank */
1423 if (strcmp("SWWDG", CMD_ARGV
[0]) == 0)
1424 optionbyte
|= (1 << 0);
1425 else if (strcmp("HWWDG", CMD_ARGV
[0]) == 0)
1426 optionbyte
&= ~(1 << 0);
1427 else if (strcmp("NORSTSTOP", CMD_ARGV
[0]) == 0)
1428 optionbyte
&= ~(1 << 1);
1429 else if (strcmp("RSTSTNDBY", CMD_ARGV
[0]) == 0)
1430 optionbyte
&= ~(1 << 1);
1431 else if (strcmp("NORSTSTNDBY", CMD_ARGV
[0]) == 0)
1432 optionbyte
&= ~(1 << 2);
1433 else if (strcmp("RSTSTOP", CMD_ARGV
[0]) == 0)
1434 optionbyte
&= ~(1 << 2);
1435 else if (stm32x_info
->has_dual_banks
) {
1436 if (strcmp("BOOT0", CMD_ARGV
[0]) == 0)
1437 optionbyte
|= (1 << 3);
1438 else if (strcmp("BOOT1", CMD_ARGV
[0]) == 0)
1439 optionbyte
&= ~(1 << 3);
1441 return ERROR_COMMAND_SYNTAX_ERROR
;
1443 return ERROR_COMMAND_SYNTAX_ERROR
;
1448 if (stm32x_erase_options(bank
) != ERROR_OK
) {
1449 command_print(CMD_CTX
, "stm32x failed to erase options");
1453 stm32x_info
->option_bytes
.user_options
= optionbyte
;
1455 if (stm32x_write_options(bank
) != ERROR_OK
) {
1456 command_print(CMD_CTX
, "stm32x failed to write options");
1460 command_print(CMD_CTX
, "stm32x write options complete.\n"
1461 "INFO: a reset or power cycle is required "
1462 "for the new settings to take effect.");
1467 static int stm32x_mass_erase(struct flash_bank
*bank
)
1469 struct target
*target
= bank
->target
;
1471 if (target
->state
!= TARGET_HALTED
) {
1472 LOG_ERROR("Target not halted");
1473 return ERROR_TARGET_NOT_HALTED
;
1476 /* unlock option flash registers */
1477 int retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY1
);
1478 if (retval
!= ERROR_OK
)
1480 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY2
);
1481 if (retval
!= ERROR_OK
)
1484 /* mass erase flash memory */
1485 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_MER
);
1486 if (retval
!= ERROR_OK
)
1488 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
),
1489 FLASH_MER
| FLASH_STRT
);
1490 if (retval
!= ERROR_OK
)
1493 retval
= stm32x_wait_status_busy(bank
, FLASH_ERASE_TIMEOUT
);
1494 if (retval
!= ERROR_OK
)
1497 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_LOCK
);
1498 if (retval
!= ERROR_OK
)
1504 COMMAND_HANDLER(stm32x_handle_mass_erase_command
)
1509 return ERROR_COMMAND_SYNTAX_ERROR
;
1511 struct flash_bank
*bank
;
1512 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1513 if (ERROR_OK
!= retval
)
1516 retval
= stm32x_mass_erase(bank
);
1517 if (retval
== ERROR_OK
) {
1518 /* set all sectors as erased */
1519 for (i
= 0; i
< bank
->num_sectors
; i
++)
1520 bank
->sectors
[i
].is_erased
= 1;
1522 command_print(CMD_CTX
, "stm32x mass erase complete");
1524 command_print(CMD_CTX
, "stm32x mass erase failed");
1529 static const struct command_registration stm32x_exec_command_handlers
[] = {
1532 .handler
= stm32x_handle_lock_command
,
1533 .mode
= COMMAND_EXEC
,
1535 .help
= "Lock entire flash device.",
1539 .handler
= stm32x_handle_unlock_command
,
1540 .mode
= COMMAND_EXEC
,
1542 .help
= "Unlock entire protected flash device.",
1545 .name
= "mass_erase",
1546 .handler
= stm32x_handle_mass_erase_command
,
1547 .mode
= COMMAND_EXEC
,
1549 .help
= "Erase entire flash device.",
1552 .name
= "options_read",
1553 .handler
= stm32x_handle_options_read_command
,
1554 .mode
= COMMAND_EXEC
,
1556 .help
= "Read and display device option byte.",
1559 .name
= "options_write",
1560 .handler
= stm32x_handle_options_write_command
,
1561 .mode
= COMMAND_EXEC
,
1562 .usage
= "bank_id ('SWWDG'|'HWWDG') "
1563 "('RSTSTNDBY'|'NORSTSTNDBY') "
1564 "('RSTSTOP'|'NORSTSTOP')",
1565 .help
= "Replace bits in device option byte.",
1567 COMMAND_REGISTRATION_DONE
1570 static const struct command_registration stm32x_command_handlers
[] = {
1573 .mode
= COMMAND_ANY
,
1574 .help
= "stm32f1x flash command group",
1576 .chain
= stm32x_exec_command_handlers
,
1578 COMMAND_REGISTRATION_DONE
1581 struct flash_driver stm32f1x_flash
= {
1583 .commands
= stm32x_command_handlers
,
1584 .flash_bank_command
= stm32x_flash_bank_command
,
1585 .erase
= stm32x_erase
,
1586 .protect
= stm32x_protect
,
1587 .write
= stm32x_write
,
1588 .read
= default_flash_read
,
1589 .probe
= stm32x_probe
,
1590 .auto_probe
= stm32x_auto_probe
,
1591 .erase_check
= default_flash_blank_check
,
1592 .protect_check
= stm32x_protect_check
,
1593 .info
= get_stm32x_info
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)