target: restructure dap support
[openocd.git] / src / target / Makefile.am
1 if OOCD_TRACE
2 OOCD_TRACE_FILES = %D%/oocd_trace.c
3 else
4 OOCD_TRACE_FILES =
5 endif
6
7 %C%_libtarget_la_LIBADD = %D%/openrisc/libopenrisc.la
8
9 STARTUP_TCL_SRCS += %D%/startup.tcl
10
11 noinst_LTLIBRARIES += %D%/libtarget.la
12 %C%_libtarget_la_SOURCES = \
13 $(TARGET_CORE_SRC) \
14 $(ARM_DEBUG_SRC) \
15 $(ARMV4_5_SRC) \
16 $(ARMV6_SRC) \
17 $(ARMV7_SRC) \
18 $(ARM_MISC_SRC) \
19 $(AVR32_SRC) \
20 $(MIPS32_SRC) \
21 $(NDS32_SRC) \
22 $(STM8_SRC) \
23 $(INTEL_IA32_SRC) \
24 %D%/avrt.c \
25 %D%/dsp563xx.c \
26 %D%/dsp563xx_once.c \
27 %D%/dsp5680xx.c \
28 %D%/hla_target.c
29
30 if TARGET64
31 %C%_libtarget_la_SOURCES +=$(ARMV8_SRC)
32 endif
33
34 TARGET_CORE_SRC = \
35 %D%/algorithm.c \
36 %D%/register.c \
37 %D%/image.c \
38 %D%/breakpoints.c \
39 %D%/target.c \
40 %D%/target_request.c \
41 %D%/testee.c \
42 %D%/smp.c
43
44 ARMV4_5_SRC = \
45 %D%/armv4_5.c \
46 %D%/armv4_5_mmu.c \
47 %D%/armv4_5_cache.c \
48 $(ARM7_9_SRC)
49
50 ARM7_9_SRC = \
51 %D%/arm7_9_common.c \
52 %D%/arm7tdmi.c \
53 %D%/arm720t.c \
54 %D%/arm9tdmi.c \
55 %D%/arm920t.c \
56 %D%/arm966e.c \
57 %D%/arm946e.c \
58 %D%/arm926ejs.c \
59 %D%/feroceon.c
60
61 ARM_MISC_SRC = \
62 %D%/fa526.c \
63 %D%/xscale.c
64
65 ARMV6_SRC = \
66 %D%/arm11.c \
67 %D%/arm11_dbgtap.c
68
69 ARMV7_SRC = \
70 %D%/armv7m.c \
71 %D%/armv7m_trace.c \
72 %D%/cortex_m.c \
73 %D%/armv7a.c \
74 %D%/cortex_a.c \
75 %D%/ls1_sap.c
76
77 ARMV8_SRC = \
78 %D%/armv8_dpm.c \
79 %D%/armv8_opcodes.c \
80 %D%/aarch64.c \
81 %D%/armv8.c \
82 %D%/armv8_cache.c
83
84 ARM_DEBUG_SRC = \
85 %D%/arm_dpm.c \
86 %D%/arm_jtag.c \
87 %D%/arm_disassembler.c \
88 %D%/arm_simulator.c \
89 %D%/arm_semihosting.c \
90 %D%/arm_adi_v5.c \
91 %D%/arm_dap.c \
92 %D%/armv7a_cache.c \
93 %D%/armv7a_cache_l2x.c \
94 %D%/adi_v5_jtag.c \
95 %D%/adi_v5_swd.c \
96 %D%/embeddedice.c \
97 %D%/trace.c \
98 %D%/etb.c \
99 %D%/etm.c \
100 $(OOCD_TRACE_FILES) \
101 %D%/etm_dummy.c \
102 %D%/arm_cti.c
103
104 AVR32_SRC = \
105 %D%/avr32_ap7k.c \
106 %D%/avr32_jtag.c \
107 %D%/avr32_mem.c \
108 %D%/avr32_regs.c
109
110 MIPS32_SRC = \
111 %D%/mips32.c \
112 %D%/mips_m4k.c \
113 %D%/mips32_pracc.c \
114 %D%/mips32_dmaacc.c \
115 %D%/mips_ejtag.c
116
117 NDS32_SRC = \
118 %D%/nds32.c \
119 %D%/nds32_reg.c \
120 %D%/nds32_cmd.c \
121 %D%/nds32_disassembler.c \
122 %D%/nds32_tlb.c \
123 %D%/nds32_v2.c \
124 %D%/nds32_v3_common.c \
125 %D%/nds32_v3.c \
126 %D%/nds32_v3m.c \
127 %D%/nds32_aice.c
128
129 STM8_SRC = \
130 %D%/stm8.c
131
132 INTEL_IA32_SRC = \
133 %D%/quark_x10xx.c \
134 %D%/quark_d20xx.c \
135 %D%/lakemont.c \
136 %D%/x86_32_common.c
137
138 %C%_libtarget_la_SOURCES += \
139 %D%/algorithm.h \
140 %D%/arm.h \
141 %D%/arm_dpm.h \
142 %D%/arm_jtag.h \
143 %D%/arm_adi_v5.h \
144 %D%/armv7a_cache.h \
145 %D%/armv7a_cache_l2x.h \
146 %D%/arm_disassembler.h \
147 %D%/arm_opcodes.h \
148 %D%/arm_simulator.h \
149 %D%/arm_semihosting.h \
150 %D%/arm7_9_common.h \
151 %D%/arm7tdmi.h \
152 %D%/arm720t.h \
153 %D%/arm9tdmi.h \
154 %D%/arm920t.h \
155 %D%/arm926ejs.h \
156 %D%/arm966e.h \
157 %D%/arm946e.h \
158 %D%/arm11.h \
159 %D%/arm11_dbgtap.h \
160 %D%/armv4_5.h \
161 %D%/armv4_5_mmu.h \
162 %D%/armv4_5_cache.h \
163 %D%/armv7a.h \
164 %D%/armv7m.h \
165 %D%/armv7m_trace.h \
166 %D%/armv8.h \
167 %D%/armv8_dpm.h \
168 %D%/armv8_opcodes.h \
169 %D%/armv8_cache.h \
170 %D%/avrt.h \
171 %D%/dsp563xx.h \
172 %D%/dsp563xx_once.h \
173 %D%/dsp5680xx.h \
174 %D%/breakpoints.h \
175 %D%/cortex_m.h \
176 %D%/cortex_a.h \
177 %D%/aarch64.h \
178 %D%/embeddedice.h \
179 %D%/etb.h \
180 %D%/etm.h \
181 %D%/etm_dummy.h \
182 %D%/image.h \
183 %D%/mips32.h \
184 %D%/mips_m4k.h \
185 %D%/mips_ejtag.h \
186 %D%/mips32_pracc.h \
187 %D%/mips32_dmaacc.h \
188 %D%/oocd_trace.h \
189 %D%/register.h \
190 %D%/target.h \
191 %D%/target_type.h \
192 %D%/trace.h \
193 %D%/target_request.h \
194 %D%/trace.h \
195 %D%/xscale.h \
196 %D%/smp.h \
197 %D%/avr32_ap7k.h \
198 %D%/avr32_jtag.h \
199 %D%/avr32_mem.h \
200 %D%/avr32_regs.h \
201 %D%/nds32.h \
202 %D%/nds32_cmd.h \
203 %D%/nds32_disassembler.h \
204 %D%/nds32_edm.h \
205 %D%/nds32_insn.h \
206 %D%/nds32_reg.h \
207 %D%/nds32_tlb.h \
208 %D%/nds32_v2.h \
209 %D%/nds32_v3_common.h \
210 %D%/nds32_v3.h \
211 %D%/nds32_v3m.h \
212 %D%/nds32_aice.h \
213 %D%/stm8.h \
214 %D%/lakemont.h \
215 %D%/x86_32_common.h \
216 %D%/arm_cti.h
217
218 include %D%/openrisc/Makefile.am

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)