cortex_a9: add source files for Cortex A9 support.
[openocd.git] / src / target / Makefile.am
1 include $(top_srcdir)/common.mk
2
3 if OOCD_TRACE
4 OOCD_TRACE_FILES = oocd_trace.c
5 else
6 OOCD_TRACE_FILES =
7 endif
8
9 BIN2C = $(top_builddir)/src/helper/bin2char$(EXEEXT_FOR_BUILD)
10
11 DEBUG_HANDLER = $(srcdir)/xscale/debug_handler.bin
12 EXTRA_DIST = \
13 startup.tcl \
14 $(DEBUG_HANDLER)
15
16 DEBUG_HEADER = xscale_debug.h
17 BUILT_SOURCES = $(DEBUG_HEADER)
18 CLEANFILES = $(DEBUG_HEADER)
19
20 $(DEBUG_HEADER): $(BIN2C) $(DEBUG_HANDLER)
21 $(BIN2C) < $(DEBUG_HANDLER) xscale_debug_handler > xscale_debug.h
22
23 METASOURCES = AUTO
24 noinst_LTLIBRARIES = libtarget.la
25 libtarget_la_SOURCES = \
26 $(TARGET_CORE_SRC) \
27 $(ARM_DEBUG_SRC) \
28 $(ARMV4_5_SRC) \
29 $(ARMV6_SRC) \
30 $(ARMV7_SRC) \
31 $(ARM_MISC_SRC) \
32 $(AVR32_SRC) \
33 $(MIPS32_SRC) \
34 avrt.c \
35 dsp563xx.c \
36 dsp563xx_once.c
37
38 TARGET_CORE_SRC = \
39 algorithm.c \
40 register.c \
41 image.c \
42 breakpoints.c \
43 target.c \
44 target_request.c \
45 testee.c
46
47 ARMV4_5_SRC = \
48 armv4_5.c \
49 armv4_5_mmu.c \
50 armv4_5_cache.c \
51 $(ARM7_9_SRC)
52
53 ARM7_9_SRC = \
54 arm7_9_common.c \
55 arm7tdmi.c \
56 arm720t.c \
57 arm9tdmi.c \
58 arm920t.c \
59 arm966e.c \
60 arm946e.c \
61 arm926ejs.c \
62 feroceon.c
63
64 ARM_MISC_SRC = \
65 fa526.c \
66 xscale.c
67
68 ARMV6_SRC = \
69 arm11.c \
70 arm11_dbgtap.c
71
72 ARMV7_SRC = \
73 armv7m.c \
74 cortex_m3.c \
75 armv7a.c \
76 cortex_a8.c \
77 cortex_a9.c
78
79 ARM_DEBUG_SRC = \
80 arm_dpm.c \
81 arm_jtag.c \
82 arm_disassembler.c \
83 arm_simulator.c \
84 arm_semihosting.c \
85 arm_adi_v5.c \
86 adi_v5_jtag.c \
87 adi_v5_swd.c \
88 embeddedice.c \
89 trace.c \
90 etb.c \
91 etm.c \
92 $(OOCD_TRACE_FILES) \
93 etm_dummy.c
94
95 AVR32_SRC = \
96 avr32_ap7k.c \
97 avr32_jtag.c \
98 avr32_mem.c \
99 avr32_regs.c
100
101 MIPS32_SRC = \
102 mips32.c \
103 mips_m4k.c \
104 mips32_pracc.c \
105 mips32_dmaacc.c \
106 mips_ejtag.c
107
108
109 noinst_HEADERS = \
110 algorithm.h \
111 arm.h \
112 arm_dpm.h \
113 arm_jtag.h \
114 arm_adi_v5.h \
115 arm_disassembler.h \
116 arm_opcodes.h \
117 arm_simulator.h \
118 arm_semihosting.h \
119 arm7_9_common.h \
120 arm7tdmi.h \
121 arm720t.h \
122 arm9tdmi.h \
123 arm920t.h \
124 arm926ejs.h \
125 arm966e.h \
126 arm946e.h \
127 arm11.h \
128 arm11_dbgtap.h \
129 armv4_5.h \
130 armv4_5_mmu.h \
131 armv4_5_cache.h \
132 armv7a.h \
133 armv7m.h \
134 avrt.h \
135 dsp563xx.h \
136 dsp563xx_once.h \
137 breakpoints.h \
138 cortex_m3.h \
139 cortex_a8.h \
140 cortex_a9.h \
141 embeddedice.h \
142 etb.h \
143 etm.h \
144 etm_dummy.h \
145 image.h \
146 mips32.h \
147 mips_m4k.h \
148 mips_ejtag.h \
149 mips32_pracc.h \
150 mips32_dmaacc.h \
151 oocd_trace.h \
152 register.h \
153 target.h \
154 target_type.h \
155 trace.h \
156 target_request.h \
157 trace.h \
158 xscale.h \
159 xscale_debug.h
160
161 nobase_dist_pkglib_DATA =
162 nobase_dist_pkglib_DATA += ecos/at91eb40a.elf
163
164 MAINTAINERCLEANFILES = $(srcdir)/Makefile.in

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)