1 /***************************************************************************
2 * Copyright (C) 2015 by David Ung *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
18 ***************************************************************************/
24 #include "breakpoints.h"
27 #include "target_request.h"
28 #include "target_type.h"
29 #include "armv8_opcodes.h"
30 #include "armv8_cache.h"
31 #include <helper/time_support.h>
33 static int aarch64_poll(struct target
*target
);
34 static int aarch64_debug_entry(struct target
*target
);
35 static int aarch64_restore_context(struct target
*target
, bool bpwp
);
36 static int aarch64_set_breakpoint(struct target
*target
,
37 struct breakpoint
*breakpoint
, uint8_t matchmode
);
38 static int aarch64_set_context_breakpoint(struct target
*target
,
39 struct breakpoint
*breakpoint
, uint8_t matchmode
);
40 static int aarch64_set_hybrid_breakpoint(struct target
*target
,
41 struct breakpoint
*breakpoint
);
42 static int aarch64_unset_breakpoint(struct target
*target
,
43 struct breakpoint
*breakpoint
);
44 static int aarch64_mmu(struct target
*target
, int *enabled
);
45 static int aarch64_virt2phys(struct target
*target
,
46 target_addr_t virt
, target_addr_t
*phys
);
47 static int aarch64_read_apb_ap_memory(struct target
*target
,
48 uint64_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
);
50 static int aarch64_restore_system_control_reg(struct target
*target
)
52 int retval
= ERROR_OK
;
54 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
55 struct armv8_common
*armv8
= target_to_armv8(target
);
57 if (aarch64
->system_control_reg
!= aarch64
->system_control_reg_curr
) {
58 aarch64
->system_control_reg_curr
= aarch64
->system_control_reg
;
59 /* LOG_INFO("cp15_control_reg: %8.8" PRIx32, cortex_v8->cp15_control_reg); */
61 switch (armv8
->arm
.core_mode
) {
65 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
68 aarch64
->system_control_reg
);
69 if (retval
!= ERROR_OK
)
74 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
77 aarch64
->system_control_reg
);
78 if (retval
!= ERROR_OK
)
83 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
86 aarch64
->system_control_reg
);
87 if (retval
!= ERROR_OK
)
91 retval
= armv8
->arm
.mcr(target
, 15, 0, 0, 1, 0, aarch64
->system_control_reg
);
92 if (retval
!= ERROR_OK
)
100 /* check address before aarch64_apb read write access with mmu on
101 * remove apb predictible data abort */
102 static int aarch64_check_address(struct target
*target
, uint32_t address
)
107 /* modify system_control_reg in order to enable or disable mmu for :
108 * - virt2phys address conversion
109 * - read or write memory in phys or virt address */
110 static int aarch64_mmu_modify(struct target
*target
, int enable
)
112 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
113 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
114 int retval
= ERROR_OK
;
117 /* if mmu enabled at target stop and mmu not enable */
118 if (!(aarch64
->system_control_reg
& 0x1U
)) {
119 LOG_ERROR("trying to enable mmu on target stopped with mmu disable");
122 if (!(aarch64
->system_control_reg_curr
& 0x1U
)) {
123 aarch64
->system_control_reg_curr
|= 0x1U
;
124 switch (armv8
->arm
.core_mode
) {
128 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
131 aarch64
->system_control_reg_curr
);
132 if (retval
!= ERROR_OK
)
137 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
140 aarch64
->system_control_reg_curr
);
141 if (retval
!= ERROR_OK
)
146 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
149 aarch64
->system_control_reg_curr
);
150 if (retval
!= ERROR_OK
)
154 LOG_DEBUG("unknow cpu state 0x%x" PRIx32
, armv8
->arm
.core_state
);
158 if (aarch64
->system_control_reg_curr
& 0x4U
) {
159 /* data cache is active */
160 aarch64
->system_control_reg_curr
&= ~0x4U
;
161 /* flush data cache armv7 function to be called */
162 if (armv8
->armv8_mmu
.armv8_cache
.flush_all_data_cache
)
163 armv8
->armv8_mmu
.armv8_cache
.flush_all_data_cache(target
);
165 if ((aarch64
->system_control_reg_curr
& 0x1U
)) {
166 aarch64
->system_control_reg_curr
&= ~0x1U
;
167 switch (armv8
->arm
.core_mode
) {
171 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
174 aarch64
->system_control_reg_curr
);
175 if (retval
!= ERROR_OK
)
180 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
183 aarch64
->system_control_reg_curr
);
184 if (retval
!= ERROR_OK
)
189 retval
= armv8
->arm
.msr(target
, 3, /*op 0*/
192 aarch64
->system_control_reg_curr
);
193 if (retval
!= ERROR_OK
)
197 LOG_DEBUG("unknow cpu state 0x%x" PRIx32
, armv8
->arm
.core_state
);
206 * Basic debug access, very low level assumes state is saved
208 static int aarch64_init_debug_access(struct target
*target
)
210 struct armv8_common
*armv8
= target_to_armv8(target
);
216 /* Clear Sticky Power Down status Bit in PRSR to enable access to
217 the registers in the Core Power Domain */
218 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
219 armv8
->debug_base
+ CPUV8_DBG_PRSR
, &dummy
);
220 if (retval
!= ERROR_OK
)
224 * Static CTI configuration:
225 * Channel 0 -> trigger outputs HALT request to PE
226 * Channel 1 -> trigger outputs Resume request to PE
227 * Gate all channel trigger events from entering the CTM
231 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
232 armv8
->cti_base
+ CTI_CTR
, 1);
233 /* By default, gate all channel triggers to and from the CTM */
234 if (retval
== ERROR_OK
)
235 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
236 armv8
->cti_base
+ CTI_GATE
, 0);
237 /* output halt requests to PE on channel 0 trigger */
238 if (retval
== ERROR_OK
)
239 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
240 armv8
->cti_base
+ CTI_OUTEN0
, CTI_CHNL(0));
241 /* output restart requests to PE on channel 1 trigger */
242 if (retval
== ERROR_OK
)
243 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
244 armv8
->cti_base
+ CTI_OUTEN1
, CTI_CHNL(1));
245 if (retval
!= ERROR_OK
)
248 /* Resync breakpoint registers */
250 /* Since this is likely called from init or reset, update target state information*/
251 return aarch64_poll(target
);
254 /* Write to memory mapped registers directly with no cache or mmu handling */
255 static int aarch64_dap_write_memap_register_u32(struct target
*target
,
260 struct armv8_common
*armv8
= target_to_armv8(target
);
262 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
, address
, value
);
267 static int aarch64_dpm_setup(struct aarch64_common
*a8
, uint64_t debug
)
269 struct arm_dpm
*dpm
= &a8
->armv8_common
.dpm
;
272 dpm
->arm
= &a8
->armv8_common
.arm
;
275 retval
= armv8_dpm_setup(dpm
);
276 if (retval
== ERROR_OK
)
277 retval
= armv8_dpm_initialize(dpm
);
282 static struct target
*get_aarch64(struct target
*target
, int32_t coreid
)
284 struct target_list
*head
;
288 while (head
!= (struct target_list
*)NULL
) {
290 if ((curr
->coreid
== coreid
) && (curr
->state
== TARGET_HALTED
))
296 static int aarch64_halt(struct target
*target
);
298 static int aarch64_halt_smp(struct target
*target
)
300 int retval
= ERROR_OK
;
301 struct target_list
*head
= target
->head
;
303 while (head
!= (struct target_list
*)NULL
) {
304 struct target
*curr
= head
->target
;
305 struct armv8_common
*armv8
= target_to_armv8(curr
);
307 /* open the gate for channel 0 to let HALT requests pass to the CTM */
309 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
310 armv8
->cti_base
+ CTI_GATE
, CTI_CHNL(0));
311 if (retval
!= ERROR_OK
)
317 /* halt the target PE */
318 if (retval
== ERROR_OK
)
319 retval
= aarch64_halt(target
);
324 static int update_halt_gdb(struct target
*target
)
327 if (target
->gdb_service
&& target
->gdb_service
->core
[0] == -1) {
328 target
->gdb_service
->target
= target
;
329 target
->gdb_service
->core
[0] = target
->coreid
;
330 retval
+= aarch64_halt_smp(target
);
336 * Cortex-A8 Run control
339 static int aarch64_poll(struct target
*target
)
341 int retval
= ERROR_OK
;
343 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
344 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
345 enum target_state prev_target_state
= target
->state
;
346 /* toggle to another core is done by gdb as follow */
347 /* maint packet J core_id */
349 /* the next polling trigger an halt event sent to gdb */
350 if ((target
->state
== TARGET_HALTED
) && (target
->smp
) &&
351 (target
->gdb_service
) &&
352 (target
->gdb_service
->target
== NULL
)) {
353 target
->gdb_service
->target
=
354 get_aarch64(target
, target
->gdb_service
->core
[1]);
355 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
358 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
359 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
360 if (retval
!= ERROR_OK
)
362 aarch64
->cpudbg_dscr
= dscr
;
364 if (DSCR_RUN_MODE(dscr
) == 0x3) {
365 if (prev_target_state
!= TARGET_HALTED
) {
366 /* We have a halting debug event */
367 LOG_DEBUG("Target halted");
368 target
->state
= TARGET_HALTED
;
369 if ((prev_target_state
== TARGET_RUNNING
)
370 || (prev_target_state
== TARGET_UNKNOWN
)
371 || (prev_target_state
== TARGET_RESET
)) {
372 retval
= aarch64_debug_entry(target
);
373 if (retval
!= ERROR_OK
)
376 retval
= update_halt_gdb(target
);
377 if (retval
!= ERROR_OK
)
380 target_call_event_callbacks(target
,
381 TARGET_EVENT_HALTED
);
383 if (prev_target_state
== TARGET_DEBUG_RUNNING
) {
386 retval
= aarch64_debug_entry(target
);
387 if (retval
!= ERROR_OK
)
390 retval
= update_halt_gdb(target
);
391 if (retval
!= ERROR_OK
)
395 target_call_event_callbacks(target
,
396 TARGET_EVENT_DEBUG_HALTED
);
400 target
->state
= TARGET_RUNNING
;
405 static int aarch64_halt(struct target
*target
)
407 int retval
= ERROR_OK
;
409 struct armv8_common
*armv8
= target_to_armv8(target
);
412 * add HDE in halting debug mode
414 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
415 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
416 if (retval
== ERROR_OK
)
417 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
418 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
| DSCR_HDE
);
419 if (retval
!= ERROR_OK
)
422 /* trigger an event on channel 0, this outputs a halt request to the PE */
423 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
424 armv8
->cti_base
+ CTI_APPPULSE
, CTI_CHNL(0));
425 if (retval
!= ERROR_OK
)
428 long long then
= timeval_ms();
430 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
431 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
432 if (retval
!= ERROR_OK
)
434 if ((dscr
& DSCRV8_HALT_MASK
) != 0)
436 if (timeval_ms() > then
+ 1000) {
437 LOG_ERROR("Timeout waiting for halt");
442 target
->debug_reason
= DBG_REASON_DBGRQ
;
447 static int aarch64_internal_restore(struct target
*target
, int current
,
448 uint64_t *address
, int handle_breakpoints
, int debug_execution
)
450 struct armv8_common
*armv8
= target_to_armv8(target
);
451 struct arm
*arm
= &armv8
->arm
;
455 if (!debug_execution
)
456 target_free_all_working_areas(target
);
458 /* current = 1: continue on current pc, otherwise continue at <address> */
459 resume_pc
= buf_get_u64(arm
->pc
->value
, 0, 64);
461 resume_pc
= *address
;
463 *address
= resume_pc
;
465 /* Make sure that the Armv7 gdb thumb fixups does not
466 * kill the return address
468 switch (arm
->core_state
) {
470 resume_pc
&= 0xFFFFFFFC;
472 case ARM_STATE_AARCH64
:
473 resume_pc
&= 0xFFFFFFFFFFFFFFFC;
475 case ARM_STATE_THUMB
:
476 case ARM_STATE_THUMB_EE
:
477 /* When the return address is loaded into PC
478 * bit 0 must be 1 to stay in Thumb state
482 case ARM_STATE_JAZELLE
:
483 LOG_ERROR("How do I resume into Jazelle state??");
486 LOG_DEBUG("resume pc = 0x%16" PRIx64
, resume_pc
);
487 buf_set_u64(arm
->pc
->value
, 0, 64, resume_pc
);
490 dpmv8_modeswitch(&armv8
->dpm
, ARM_MODE_ANY
);
492 /* called it now before restoring context because it uses cpu
493 * register r0 for restoring system control register */
494 retval
= aarch64_restore_system_control_reg(target
);
495 if (retval
!= ERROR_OK
)
497 retval
= aarch64_restore_context(target
, handle_breakpoints
);
498 if (retval
!= ERROR_OK
)
500 target
->debug_reason
= DBG_REASON_NOTHALTED
;
501 target
->state
= TARGET_RUNNING
;
503 /* registers are now invalid */
504 register_cache_invalidate(arm
->core_cache
);
509 static int aarch64_internal_restart(struct target
*target
, bool slave_pe
)
511 struct armv8_common
*armv8
= target_to_armv8(target
);
512 struct arm
*arm
= &armv8
->arm
;
516 * * Restart core and wait for it to be started. Clear ITRen and sticky
517 * * exception flags: see ARMv7 ARM, C5.9.
519 * REVISIT: for single stepping, we probably want to
520 * disable IRQs by default, with optional override...
523 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
524 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
525 if (retval
!= ERROR_OK
)
528 if ((dscr
& DSCR_ITE
) == 0)
529 LOG_ERROR("DSCR InstrCompl must be set before leaving debug!");
531 /* make sure to acknowledge the halt event before resuming */
532 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
533 armv8
->cti_base
+ CTI_INACK
, CTI_TRIG(HALT
));
536 * open the CTI gate for channel 1 so that the restart events
537 * get passed along to all PEs
539 if (retval
== ERROR_OK
)
540 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
541 armv8
->cti_base
+ CTI_GATE
, CTI_CHNL(1));
542 if (retval
!= ERROR_OK
)
546 /* trigger an event on channel 1, generates a restart request to the PE */
547 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
548 armv8
->cti_base
+ CTI_APPPULSE
, CTI_CHNL(1));
549 if (retval
!= ERROR_OK
)
552 long long then
= timeval_ms();
554 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
555 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
556 if (retval
!= ERROR_OK
)
558 if ((dscr
& DSCR_HDE
) != 0)
560 if (timeval_ms() > then
+ 1000) {
561 LOG_ERROR("Timeout waiting for resume");
567 target
->debug_reason
= DBG_REASON_NOTHALTED
;
568 target
->state
= TARGET_RUNNING
;
570 /* registers are now invalid */
571 register_cache_invalidate(arm
->core_cache
);
576 static int aarch64_restore_smp(struct target
*target
, int handle_breakpoints
)
579 struct target_list
*head
;
583 while (head
!= (struct target_list
*)NULL
) {
585 if ((curr
!= target
) && (curr
->state
!= TARGET_RUNNING
)) {
586 /* resume current address , not in step mode */
587 retval
+= aarch64_internal_restore(curr
, 1, &address
,
588 handle_breakpoints
, 0);
589 retval
+= aarch64_internal_restart(curr
, true);
597 static int aarch64_resume(struct target
*target
, int current
,
598 target_addr_t address
, int handle_breakpoints
, int debug_execution
)
601 uint64_t addr
= address
;
603 /* dummy resume for smp toggle in order to reduce gdb impact */
604 if ((target
->smp
) && (target
->gdb_service
->core
[1] != -1)) {
605 /* simulate a start and halt of target */
606 target
->gdb_service
->target
= NULL
;
607 target
->gdb_service
->core
[0] = target
->gdb_service
->core
[1];
608 /* fake resume at next poll we play the target core[1], see poll*/
609 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
612 aarch64_internal_restore(target
, current
, &addr
, handle_breakpoints
,
615 target
->gdb_service
->core
[0] = -1;
616 retval
= aarch64_restore_smp(target
, handle_breakpoints
);
617 if (retval
!= ERROR_OK
)
620 aarch64_internal_restart(target
, false);
622 if (!debug_execution
) {
623 target
->state
= TARGET_RUNNING
;
624 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
625 LOG_DEBUG("target resumed at 0x%" PRIx64
, addr
);
627 target
->state
= TARGET_DEBUG_RUNNING
;
628 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
629 LOG_DEBUG("target debug resumed at 0x%" PRIx64
, addr
);
635 static int aarch64_debug_entry(struct target
*target
)
637 int retval
= ERROR_OK
;
638 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
639 struct armv8_common
*armv8
= target_to_armv8(target
);
641 LOG_DEBUG("dscr = 0x%08" PRIx32
, aarch64
->cpudbg_dscr
);
643 /* REVISIT see A8 TRM 12.11.4 steps 2..3 -- make sure that any
644 * imprecise data aborts get discarded by issuing a Data
645 * Synchronization Barrier: ARMV4_5_MCR(15, 0, 0, 7, 10, 4).
648 /* make sure to clear all sticky errors */
649 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
650 armv8
->debug_base
+ CPUV8_DBG_DRCR
, DRCR_CSE
);
651 if (retval
!= ERROR_OK
)
654 /* Examine debug reason */
655 armv8_dpm_report_dscr(&armv8
->dpm
, aarch64
->cpudbg_dscr
);
657 /* save address of instruction that triggered the watchpoint? */
658 if (target
->debug_reason
== DBG_REASON_WATCHPOINT
) {
662 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
663 armv8
->debug_base
+ CPUV8_DBG_WFAR1
,
665 if (retval
!= ERROR_OK
)
669 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
670 armv8
->debug_base
+ CPUV8_DBG_WFAR0
,
672 if (retval
!= ERROR_OK
)
675 armv8_dpm_report_wfar(&armv8
->dpm
, wfar
);
678 retval
= armv8_dpm_read_current_registers(&armv8
->dpm
);
680 if (armv8
->post_debug_entry
) {
681 retval
= armv8
->post_debug_entry(target
);
682 if (retval
!= ERROR_OK
)
689 static int aarch64_post_debug_entry(struct target
*target
)
691 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
692 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
695 /* clear sticky errors */
696 mem_ap_write_atomic_u32(armv8
->debug_ap
,
697 armv8
->debug_base
+ CPUV8_DBG_DRCR
, DRCR_CSE
);
699 switch (armv8
->arm
.core_mode
) {
703 retval
= armv8
->arm
.mrs(target
, 3, /*op 0*/
706 &aarch64
->system_control_reg
);
707 if (retval
!= ERROR_OK
)
712 retval
= armv8
->arm
.mrs(target
, 3, /*op 0*/
715 &aarch64
->system_control_reg
);
716 if (retval
!= ERROR_OK
)
721 retval
= armv8
->arm
.mrs(target
, 3, /*op 0*/
724 &aarch64
->system_control_reg
);
725 if (retval
!= ERROR_OK
)
729 retval
= armv8
->arm
.mrc(target
, 15, 0, 0, 1, 0, &aarch64
->system_control_reg
);
730 if (retval
!= ERROR_OK
)
735 LOG_DEBUG("System_register: %8.8" PRIx32
, aarch64
->system_control_reg
);
736 aarch64
->system_control_reg_curr
= aarch64
->system_control_reg
;
738 if (armv8
->armv8_mmu
.armv8_cache
.ctype
== -1)
739 armv8_identify_cache(target
);
741 armv8
->armv8_mmu
.mmu_enabled
=
742 (aarch64
->system_control_reg
& 0x1U
) ? 1 : 0;
743 armv8
->armv8_mmu
.armv8_cache
.d_u_cache_enabled
=
744 (aarch64
->system_control_reg
& 0x4U
) ? 1 : 0;
745 armv8
->armv8_mmu
.armv8_cache
.i_cache_enabled
=
746 (aarch64
->system_control_reg
& 0x1000U
) ? 1 : 0;
747 aarch64
->curr_mode
= armv8
->arm
.core_mode
;
751 static int aarch64_set_dscr_bits(struct target
*target
, unsigned long bit_mask
, unsigned long value
)
753 struct armv8_common
*armv8
= target_to_armv8(target
);
757 int retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
758 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
759 if (ERROR_OK
!= retval
)
765 dscr
|= value
& bit_mask
;
768 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
769 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
773 static int aarch64_step(struct target
*target
, int current
, target_addr_t address
,
774 int handle_breakpoints
)
776 struct armv8_common
*armv8
= target_to_armv8(target
);
780 if (target
->state
!= TARGET_HALTED
) {
781 LOG_WARNING("target not halted");
782 return ERROR_TARGET_NOT_HALTED
;
785 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
786 armv8
->debug_base
+ CPUV8_DBG_EDECR
, &edecr
);
787 if (retval
!= ERROR_OK
)
790 /* make sure EDECR.SS is not set when restoring the register */
793 /* set EDECR.SS to enter hardware step mode */
794 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
795 armv8
->debug_base
+ CPUV8_DBG_EDECR
, (edecr
|0x4));
796 if (retval
!= ERROR_OK
)
799 /* disable interrupts while stepping */
800 retval
= aarch64_set_dscr_bits(target
, 0x3 << 22, 0x3 << 22);
801 if (retval
!= ERROR_OK
)
804 /* resume the target */
805 retval
= aarch64_resume(target
, current
, address
, 0, 0);
806 if (retval
!= ERROR_OK
)
809 long long then
= timeval_ms();
810 while (target
->state
!= TARGET_HALTED
) {
811 retval
= aarch64_poll(target
);
812 if (retval
!= ERROR_OK
)
814 if (timeval_ms() > then
+ 1000) {
815 LOG_ERROR("timeout waiting for target halt");
821 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
822 armv8
->debug_base
+ CPUV8_DBG_EDECR
, edecr
);
823 if (retval
!= ERROR_OK
)
826 /* restore interrupts */
827 retval
= aarch64_set_dscr_bits(target
, 0x3 << 22, 0);
828 if (retval
!= ERROR_OK
)
834 static int aarch64_restore_context(struct target
*target
, bool bpwp
)
836 struct armv8_common
*armv8
= target_to_armv8(target
);
840 if (armv8
->pre_restore_context
)
841 armv8
->pre_restore_context(target
);
843 return armv8_dpm_write_dirty_registers(&armv8
->dpm
, bpwp
);
848 * Cortex-A8 Breakpoint and watchpoint functions
851 /* Setup hardware Breakpoint Register Pair */
852 static int aarch64_set_breakpoint(struct target
*target
,
853 struct breakpoint
*breakpoint
, uint8_t matchmode
)
858 uint8_t byte_addr_select
= 0x0F;
859 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
860 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
861 struct aarch64_brp
*brp_list
= aarch64
->brp_list
;
864 if (breakpoint
->set
) {
865 LOG_WARNING("breakpoint already set");
869 if (breakpoint
->type
== BKPT_HARD
) {
871 while (brp_list
[brp_i
].used
&& (brp_i
< aarch64
->brp_num
))
873 if (brp_i
>= aarch64
->brp_num
) {
874 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
875 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
877 breakpoint
->set
= brp_i
+ 1;
878 if (breakpoint
->length
== 2)
879 byte_addr_select
= (3 << (breakpoint
->address
& 0x02));
880 control
= ((matchmode
& 0x7) << 20)
882 | (byte_addr_select
<< 5)
884 brp_list
[brp_i
].used
= 1;
885 brp_list
[brp_i
].value
= breakpoint
->address
& 0xFFFFFFFFFFFFFFFC;
886 brp_list
[brp_i
].control
= control
;
887 bpt_value
= brp_list
[brp_i
].value
;
889 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
890 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
891 (uint32_t)(bpt_value
& 0xFFFFFFFF));
892 if (retval
!= ERROR_OK
)
894 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
895 + CPUV8_DBG_BVR_BASE
+ 4 + 16 * brp_list
[brp_i
].BRPn
,
896 (uint32_t)(bpt_value
>> 32));
897 if (retval
!= ERROR_OK
)
900 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
901 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
902 brp_list
[brp_i
].control
);
903 if (retval
!= ERROR_OK
)
905 LOG_DEBUG("brp %i control 0x%0" PRIx32
" value 0x%" TARGET_PRIxADDR
, brp_i
,
906 brp_list
[brp_i
].control
,
907 brp_list
[brp_i
].value
);
909 } else if (breakpoint
->type
== BKPT_SOFT
) {
912 buf_set_u32(code
, 0, 32, ARMV8_HLT(0x11));
913 retval
= target_read_memory(target
,
914 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
915 breakpoint
->length
, 1,
916 breakpoint
->orig_instr
);
917 if (retval
!= ERROR_OK
)
920 armv8_cache_d_inner_flush_virt(armv8
,
921 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
924 retval
= target_write_memory(target
,
925 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
926 breakpoint
->length
, 1, code
);
927 if (retval
!= ERROR_OK
)
930 armv8_cache_d_inner_flush_virt(armv8
,
931 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
934 armv8_cache_i_inner_inval_virt(armv8
,
935 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
938 breakpoint
->set
= 0x11; /* Any nice value but 0 */
941 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
942 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
943 /* Ensure that halting debug mode is enable */
944 dscr
= dscr
| DSCR_HDE
;
945 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
946 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
947 if (retval
!= ERROR_OK
) {
948 LOG_DEBUG("Failed to set DSCR.HDE");
955 static int aarch64_set_context_breakpoint(struct target
*target
,
956 struct breakpoint
*breakpoint
, uint8_t matchmode
)
958 int retval
= ERROR_FAIL
;
961 uint8_t byte_addr_select
= 0x0F;
962 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
963 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
964 struct aarch64_brp
*brp_list
= aarch64
->brp_list
;
966 if (breakpoint
->set
) {
967 LOG_WARNING("breakpoint already set");
970 /*check available context BRPs*/
971 while ((brp_list
[brp_i
].used
||
972 (brp_list
[brp_i
].type
!= BRP_CONTEXT
)) && (brp_i
< aarch64
->brp_num
))
975 if (brp_i
>= aarch64
->brp_num
) {
976 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
980 breakpoint
->set
= brp_i
+ 1;
981 control
= ((matchmode
& 0x7) << 20)
983 | (byte_addr_select
<< 5)
985 brp_list
[brp_i
].used
= 1;
986 brp_list
[brp_i
].value
= (breakpoint
->asid
);
987 brp_list
[brp_i
].control
= control
;
988 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
989 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
990 brp_list
[brp_i
].value
);
991 if (retval
!= ERROR_OK
)
993 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
994 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
995 brp_list
[brp_i
].control
);
996 if (retval
!= ERROR_OK
)
998 LOG_DEBUG("brp %i control 0x%0" PRIx32
" value 0x%" TARGET_PRIxADDR
, brp_i
,
999 brp_list
[brp_i
].control
,
1000 brp_list
[brp_i
].value
);
1005 static int aarch64_set_hybrid_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1007 int retval
= ERROR_FAIL
;
1008 int brp_1
= 0; /* holds the contextID pair */
1009 int brp_2
= 0; /* holds the IVA pair */
1010 uint32_t control_CTX
, control_IVA
;
1011 uint8_t CTX_byte_addr_select
= 0x0F;
1012 uint8_t IVA_byte_addr_select
= 0x0F;
1013 uint8_t CTX_machmode
= 0x03;
1014 uint8_t IVA_machmode
= 0x01;
1015 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1016 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
1017 struct aarch64_brp
*brp_list
= aarch64
->brp_list
;
1019 if (breakpoint
->set
) {
1020 LOG_WARNING("breakpoint already set");
1023 /*check available context BRPs*/
1024 while ((brp_list
[brp_1
].used
||
1025 (brp_list
[brp_1
].type
!= BRP_CONTEXT
)) && (brp_1
< aarch64
->brp_num
))
1028 printf("brp(CTX) found num: %d\n", brp_1
);
1029 if (brp_1
>= aarch64
->brp_num
) {
1030 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1034 while ((brp_list
[brp_2
].used
||
1035 (brp_list
[brp_2
].type
!= BRP_NORMAL
)) && (brp_2
< aarch64
->brp_num
))
1038 printf("brp(IVA) found num: %d\n", brp_2
);
1039 if (brp_2
>= aarch64
->brp_num
) {
1040 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1044 breakpoint
->set
= brp_1
+ 1;
1045 breakpoint
->linked_BRP
= brp_2
;
1046 control_CTX
= ((CTX_machmode
& 0x7) << 20)
1049 | (CTX_byte_addr_select
<< 5)
1051 brp_list
[brp_1
].used
= 1;
1052 brp_list
[brp_1
].value
= (breakpoint
->asid
);
1053 brp_list
[brp_1
].control
= control_CTX
;
1054 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1055 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_1
].BRPn
,
1056 brp_list
[brp_1
].value
);
1057 if (retval
!= ERROR_OK
)
1059 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1060 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_1
].BRPn
,
1061 brp_list
[brp_1
].control
);
1062 if (retval
!= ERROR_OK
)
1065 control_IVA
= ((IVA_machmode
& 0x7) << 20)
1068 | (IVA_byte_addr_select
<< 5)
1070 brp_list
[brp_2
].used
= 1;
1071 brp_list
[brp_2
].value
= breakpoint
->address
& 0xFFFFFFFFFFFFFFFC;
1072 brp_list
[brp_2
].control
= control_IVA
;
1073 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1074 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_2
].BRPn
,
1075 brp_list
[brp_2
].value
& 0xFFFFFFFF);
1076 if (retval
!= ERROR_OK
)
1078 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1079 + CPUV8_DBG_BVR_BASE
+ 4 + 16 * brp_list
[brp_2
].BRPn
,
1080 brp_list
[brp_2
].value
>> 32);
1081 if (retval
!= ERROR_OK
)
1083 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1084 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_2
].BRPn
,
1085 brp_list
[brp_2
].control
);
1086 if (retval
!= ERROR_OK
)
1092 static int aarch64_unset_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1095 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1096 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
1097 struct aarch64_brp
*brp_list
= aarch64
->brp_list
;
1099 if (!breakpoint
->set
) {
1100 LOG_WARNING("breakpoint not set");
1104 if (breakpoint
->type
== BKPT_HARD
) {
1105 if ((breakpoint
->address
!= 0) && (breakpoint
->asid
!= 0)) {
1106 int brp_i
= breakpoint
->set
- 1;
1107 int brp_j
= breakpoint
->linked_BRP
;
1108 if ((brp_i
< 0) || (brp_i
>= aarch64
->brp_num
)) {
1109 LOG_DEBUG("Invalid BRP number in breakpoint");
1112 LOG_DEBUG("rbp %i control 0x%0" PRIx32
" value 0x%" TARGET_PRIxADDR
, brp_i
,
1113 brp_list
[brp_i
].control
, brp_list
[brp_i
].value
);
1114 brp_list
[brp_i
].used
= 0;
1115 brp_list
[brp_i
].value
= 0;
1116 brp_list
[brp_i
].control
= 0;
1117 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1118 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
1119 brp_list
[brp_i
].control
);
1120 if (retval
!= ERROR_OK
)
1122 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1123 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
1124 (uint32_t)brp_list
[brp_i
].value
);
1125 if (retval
!= ERROR_OK
)
1127 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1128 + CPUV8_DBG_BVR_BASE
+ 4 + 16 * brp_list
[brp_i
].BRPn
,
1129 (uint32_t)brp_list
[brp_i
].value
);
1130 if (retval
!= ERROR_OK
)
1132 if ((brp_j
< 0) || (brp_j
>= aarch64
->brp_num
)) {
1133 LOG_DEBUG("Invalid BRP number in breakpoint");
1136 LOG_DEBUG("rbp %i control 0x%0" PRIx32
" value 0x%0" PRIx64
, brp_j
,
1137 brp_list
[brp_j
].control
, brp_list
[brp_j
].value
);
1138 brp_list
[brp_j
].used
= 0;
1139 brp_list
[brp_j
].value
= 0;
1140 brp_list
[brp_j
].control
= 0;
1141 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1142 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_j
].BRPn
,
1143 brp_list
[brp_j
].control
);
1144 if (retval
!= ERROR_OK
)
1146 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1147 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_j
].BRPn
,
1148 (uint32_t)brp_list
[brp_j
].value
);
1149 if (retval
!= ERROR_OK
)
1151 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1152 + CPUV8_DBG_BVR_BASE
+ 4 + 16 * brp_list
[brp_j
].BRPn
,
1153 (uint32_t)brp_list
[brp_j
].value
);
1154 if (retval
!= ERROR_OK
)
1157 breakpoint
->linked_BRP
= 0;
1158 breakpoint
->set
= 0;
1162 int brp_i
= breakpoint
->set
- 1;
1163 if ((brp_i
< 0) || (brp_i
>= aarch64
->brp_num
)) {
1164 LOG_DEBUG("Invalid BRP number in breakpoint");
1167 LOG_DEBUG("rbp %i control 0x%0" PRIx32
" value 0x%0" PRIx64
, brp_i
,
1168 brp_list
[brp_i
].control
, brp_list
[brp_i
].value
);
1169 brp_list
[brp_i
].used
= 0;
1170 brp_list
[brp_i
].value
= 0;
1171 brp_list
[brp_i
].control
= 0;
1172 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1173 + CPUV8_DBG_BCR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
1174 brp_list
[brp_i
].control
);
1175 if (retval
!= ERROR_OK
)
1177 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1178 + CPUV8_DBG_BVR_BASE
+ 16 * brp_list
[brp_i
].BRPn
,
1179 brp_list
[brp_i
].value
);
1180 if (retval
!= ERROR_OK
)
1183 retval
= aarch64_dap_write_memap_register_u32(target
, armv8
->debug_base
1184 + CPUV8_DBG_BVR_BASE
+ 4 + 16 * brp_list
[brp_i
].BRPn
,
1185 (uint32_t)brp_list
[brp_i
].value
);
1186 if (retval
!= ERROR_OK
)
1188 breakpoint
->set
= 0;
1192 /* restore original instruction (kept in target endianness) */
1194 armv8_cache_d_inner_flush_virt(armv8
,
1195 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
1196 breakpoint
->length
);
1198 if (breakpoint
->length
== 4) {
1199 retval
= target_write_memory(target
,
1200 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
1201 4, 1, breakpoint
->orig_instr
);
1202 if (retval
!= ERROR_OK
)
1205 retval
= target_write_memory(target
,
1206 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
1207 2, 1, breakpoint
->orig_instr
);
1208 if (retval
!= ERROR_OK
)
1212 armv8_cache_d_inner_flush_virt(armv8
,
1213 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
1214 breakpoint
->length
);
1216 armv8_cache_i_inner_inval_virt(armv8
,
1217 breakpoint
->address
& 0xFFFFFFFFFFFFFFFE,
1218 breakpoint
->length
);
1220 breakpoint
->set
= 0;
1225 static int aarch64_add_breakpoint(struct target
*target
,
1226 struct breakpoint
*breakpoint
)
1228 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1230 if ((breakpoint
->type
== BKPT_HARD
) && (aarch64
->brp_num_available
< 1)) {
1231 LOG_INFO("no hardware breakpoint available");
1232 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1235 if (breakpoint
->type
== BKPT_HARD
)
1236 aarch64
->brp_num_available
--;
1238 return aarch64_set_breakpoint(target
, breakpoint
, 0x00); /* Exact match */
1241 static int aarch64_add_context_breakpoint(struct target
*target
,
1242 struct breakpoint
*breakpoint
)
1244 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1246 if ((breakpoint
->type
== BKPT_HARD
) && (aarch64
->brp_num_available
< 1)) {
1247 LOG_INFO("no hardware breakpoint available");
1248 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1251 if (breakpoint
->type
== BKPT_HARD
)
1252 aarch64
->brp_num_available
--;
1254 return aarch64_set_context_breakpoint(target
, breakpoint
, 0x02); /* asid match */
1257 static int aarch64_add_hybrid_breakpoint(struct target
*target
,
1258 struct breakpoint
*breakpoint
)
1260 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1262 if ((breakpoint
->type
== BKPT_HARD
) && (aarch64
->brp_num_available
< 1)) {
1263 LOG_INFO("no hardware breakpoint available");
1264 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1267 if (breakpoint
->type
== BKPT_HARD
)
1268 aarch64
->brp_num_available
--;
1270 return aarch64_set_hybrid_breakpoint(target
, breakpoint
); /* ??? */
1274 static int aarch64_remove_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1276 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1279 /* It is perfectly possible to remove breakpoints while the target is running */
1280 if (target
->state
!= TARGET_HALTED
) {
1281 LOG_WARNING("target not halted");
1282 return ERROR_TARGET_NOT_HALTED
;
1286 if (breakpoint
->set
) {
1287 aarch64_unset_breakpoint(target
, breakpoint
);
1288 if (breakpoint
->type
== BKPT_HARD
)
1289 aarch64
->brp_num_available
++;
1296 * Cortex-A8 Reset functions
1299 static int aarch64_assert_reset(struct target
*target
)
1301 struct armv8_common
*armv8
= target_to_armv8(target
);
1305 /* FIXME when halt is requested, make it work somehow... */
1307 /* Issue some kind of warm reset. */
1308 if (target_has_event_action(target
, TARGET_EVENT_RESET_ASSERT
))
1309 target_handle_event(target
, TARGET_EVENT_RESET_ASSERT
);
1310 else if (jtag_get_reset_config() & RESET_HAS_SRST
) {
1311 /* REVISIT handle "pulls" cases, if there's
1312 * hardware that needs them to work.
1314 jtag_add_reset(0, 1);
1316 LOG_ERROR("%s: how to reset?", target_name(target
));
1320 /* registers are now invalid */
1321 register_cache_invalidate(armv8
->arm
.core_cache
);
1323 target
->state
= TARGET_RESET
;
1328 static int aarch64_deassert_reset(struct target
*target
)
1334 /* be certain SRST is off */
1335 jtag_add_reset(0, 0);
1337 retval
= aarch64_poll(target
);
1338 if (retval
!= ERROR_OK
)
1341 if (target
->reset_halt
) {
1342 if (target
->state
!= TARGET_HALTED
) {
1343 LOG_WARNING("%s: ran after reset and before halt ...",
1344 target_name(target
));
1345 retval
= target_halt(target
);
1346 if (retval
!= ERROR_OK
)
1354 static int aarch64_write_apb_ap_memory(struct target
*target
,
1355 uint64_t address
, uint32_t size
,
1356 uint32_t count
, const uint8_t *buffer
)
1358 /* write memory through APB-AP */
1359 int retval
= ERROR_COMMAND_SYNTAX_ERROR
;
1360 struct armv8_common
*armv8
= target_to_armv8(target
);
1361 struct arm_dpm
*dpm
= &armv8
->dpm
;
1362 struct arm
*arm
= &armv8
->arm
;
1363 int total_bytes
= count
* size
;
1365 int start_byte
= address
& 0x3;
1366 int end_byte
= (address
+ total_bytes
) & 0x3;
1369 uint8_t *tmp_buff
= NULL
;
1371 LOG_DEBUG("Writing APB-AP memory address 0x%" PRIx64
" size %" PRIu32
" count%" PRIu32
,
1372 address
, size
, count
);
1373 if (target
->state
!= TARGET_HALTED
) {
1374 LOG_WARNING("target not halted");
1375 return ERROR_TARGET_NOT_HALTED
;
1378 total_u32
= DIV_ROUND_UP((address
& 3) + total_bytes
, 4);
1380 /* Mark register R0 as dirty, as it will be used
1381 * for transferring the data.
1382 * It will be restored automatically when exiting
1385 reg
= armv8_reg_current(arm
, 1);
1388 reg
= armv8_reg_current(arm
, 0);
1391 /* clear any abort */
1392 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1393 armv8
->debug_base
+ CPUV8_DBG_DRCR
, DRCR_CSE
);
1394 if (retval
!= ERROR_OK
)
1398 /* This algorithm comes from DDI0487A.g, chapter J9.1 */
1400 /* The algorithm only copies 32 bit words, so the buffer
1401 * should be expanded to include the words at either end.
1402 * The first and last words will be read first to avoid
1403 * corruption if needed.
1405 tmp_buff
= malloc(total_u32
* 4);
1407 if ((start_byte
!= 0) && (total_u32
> 1)) {
1408 /* First bytes not aligned - read the 32 bit word to avoid corrupting
1409 * the other bytes in the word.
1411 retval
= aarch64_read_apb_ap_memory(target
, (address
& ~0x3), 4, 1, tmp_buff
);
1412 if (retval
!= ERROR_OK
)
1413 goto error_free_buff_w
;
1416 /* If end of write is not aligned, or the write is less than 4 bytes */
1417 if ((end_byte
!= 0) ||
1418 ((total_u32
== 1) && (total_bytes
!= 4))) {
1420 /* Read the last word to avoid corruption during 32 bit write */
1421 int mem_offset
= (total_u32
-1) * 4;
1422 retval
= aarch64_read_apb_ap_memory(target
, (address
& ~0x3) + mem_offset
, 4, 1, &tmp_buff
[mem_offset
]);
1423 if (retval
!= ERROR_OK
)
1424 goto error_free_buff_w
;
1427 /* Copy the write buffer over the top of the temporary buffer */
1428 memcpy(&tmp_buff
[start_byte
], buffer
, total_bytes
);
1430 /* We now have a 32 bit aligned buffer that can be written */
1433 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1434 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1435 if (retval
!= ERROR_OK
)
1436 goto error_free_buff_w
;
1438 /* Set Normal access mode */
1439 dscr
= (dscr
& ~DSCR_MA
);
1440 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1441 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1443 if (arm
->core_state
== ARM_STATE_AARCH64
) {
1444 /* Write X0 with value 'address' using write procedure */
1445 /* Step 1.a+b - Write the address for read access into DBGDTR_EL0 */
1446 /* Step 1.c - Copy value from DTR to R0 using instruction mrs DBGDTR_EL0, x0 */
1447 retval
= dpm
->instr_write_data_dcc_64(dpm
,
1448 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0
, 0), address
& ~0x3ULL
);
1450 /* Write R0 with value 'address' using write procedure */
1451 /* Step 1.a+b - Write the address for read access into DBGDTRRX */
1452 /* Step 1.c - Copy value from DTR to R0 using instruction mrc DBGDTRTXint, r0 */
1453 dpm
->instr_write_data_dcc(dpm
,
1454 T32_FMTITR(ARMV4_5_MRC(14, 0, 0, 0, 5, 0)), address
& ~0x3ULL
);
1457 /* Step 1.d - Change DCC to memory mode */
1458 dscr
= dscr
| DSCR_MA
;
1459 retval
+= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1460 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1461 if (retval
!= ERROR_OK
)
1462 goto error_unset_dtr_w
;
1465 /* Step 2.a - Do the write */
1466 retval
= mem_ap_write_buf_noincr(armv8
->debug_ap
,
1467 tmp_buff
, 4, total_u32
, armv8
->debug_base
+ CPUV8_DBG_DTRRX
);
1468 if (retval
!= ERROR_OK
)
1469 goto error_unset_dtr_w
;
1471 /* Step 3.a - Switch DTR mode back to Normal mode */
1472 dscr
= (dscr
& ~DSCR_MA
);
1473 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1474 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1475 if (retval
!= ERROR_OK
)
1476 goto error_unset_dtr_w
;
1478 /* Check for sticky abort flags in the DSCR */
1479 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1480 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1481 if (retval
!= ERROR_OK
)
1482 goto error_free_buff_w
;
1483 if (dscr
& (DSCR_ERR
| DSCR_SYS_ERROR_PEND
)) {
1484 /* Abort occurred - clear it and exit */
1485 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32
, dscr
);
1486 mem_ap_write_atomic_u32(armv8
->debug_ap
,
1487 armv8
->debug_base
+ CPUV8_DBG_DRCR
, 1<<2);
1488 goto error_free_buff_w
;
1496 /* Unset DTR mode */
1497 mem_ap_read_atomic_u32(armv8
->debug_ap
,
1498 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1499 dscr
= (dscr
& ~DSCR_MA
);
1500 mem_ap_write_atomic_u32(armv8
->debug_ap
,
1501 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1508 static int aarch64_read_apb_ap_memory(struct target
*target
,
1509 target_addr_t address
, uint32_t size
,
1510 uint32_t count
, uint8_t *buffer
)
1512 /* read memory through APB-AP */
1513 int retval
= ERROR_COMMAND_SYNTAX_ERROR
;
1514 struct armv8_common
*armv8
= target_to_armv8(target
);
1515 struct arm_dpm
*dpm
= &armv8
->dpm
;
1516 struct arm
*arm
= &armv8
->arm
;
1517 int total_bytes
= count
* size
;
1519 int start_byte
= address
& 0x3;
1520 int end_byte
= (address
+ total_bytes
) & 0x3;
1523 uint8_t *tmp_buff
= NULL
;
1527 LOG_DEBUG("Reading APB-AP memory address 0x%" TARGET_PRIxADDR
" size %" PRIu32
" count%" PRIu32
,
1528 address
, size
, count
);
1529 if (target
->state
!= TARGET_HALTED
) {
1530 LOG_WARNING("target not halted");
1531 return ERROR_TARGET_NOT_HALTED
;
1534 total_u32
= DIV_ROUND_UP((address
& 3) + total_bytes
, 4);
1535 /* Mark register X0, X1 as dirty, as it will be used
1536 * for transferring the data.
1537 * It will be restored automatically when exiting
1540 reg
= armv8_reg_current(arm
, 1);
1543 reg
= armv8_reg_current(arm
, 0);
1546 /* clear any abort */
1547 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1548 armv8
->debug_base
+ CPUV8_DBG_DRCR
, DRCR_CSE
);
1549 if (retval
!= ERROR_OK
)
1550 goto error_free_buff_r
;
1553 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1554 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1556 /* This algorithm comes from DDI0487A.g, chapter J9.1 */
1558 /* Set Normal access mode */
1559 dscr
= (dscr
& ~DSCR_MA
);
1560 retval
+= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1561 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1563 if (arm
->core_state
== ARM_STATE_AARCH64
) {
1564 /* Write X0 with value 'address' using write procedure */
1565 /* Step 1.a+b - Write the address for read access into DBGDTR_EL0 */
1566 /* Step 1.c - Copy value from DTR to R0 using instruction mrs DBGDTR_EL0, x0 */
1567 retval
+= dpm
->instr_write_data_dcc_64(dpm
,
1568 ARMV8_MRS(SYSTEM_DBG_DBGDTR_EL0
, 0), address
& ~0x3ULL
);
1569 /* Step 1.d - Dummy operation to ensure EDSCR.Txfull == 1 */
1570 retval
+= dpm
->instr_execute(dpm
, ARMV8_MSR_GP(SYSTEM_DBG_DBGDTR_EL0
, 0));
1571 /* Step 1.e - Change DCC to memory mode */
1572 dscr
= dscr
| DSCR_MA
;
1573 retval
+= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1574 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1575 /* Step 1.f - read DBGDTRTX and discard the value */
1576 retval
+= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1577 armv8
->debug_base
+ CPUV8_DBG_DTRTX
, &value
);
1579 /* Write R0 with value 'address' using write procedure */
1580 /* Step 1.a+b - Write the address for read access into DBGDTRRXint */
1581 /* Step 1.c - Copy value from DTR to R0 using instruction mrc DBGDTRTXint, r0 */
1582 retval
+= dpm
->instr_write_data_dcc(dpm
,
1583 T32_FMTITR(ARMV4_5_MRC(14, 0, 0, 0, 5, 0)), address
& ~0x3ULL
);
1584 /* Step 1.d - Dummy operation to ensure EDSCR.Txfull == 1 */
1585 retval
+= dpm
->instr_execute(dpm
, T32_FMTITR(ARMV4_5_MCR(14, 0, 0, 0, 5, 0)));
1586 /* Step 1.e - Change DCC to memory mode */
1587 dscr
= dscr
| DSCR_MA
;
1588 retval
+= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1589 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1590 /* Step 1.f - read DBGDTRTX and discard the value */
1591 retval
+= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1592 armv8
->debug_base
+ CPUV8_DBG_DTRTX
, &value
);
1595 if (retval
!= ERROR_OK
)
1596 goto error_unset_dtr_r
;
1598 /* Optimize the read as much as we can, either way we read in a single pass */
1599 if ((start_byte
) || (end_byte
)) {
1600 /* The algorithm only copies 32 bit words, so the buffer
1601 * should be expanded to include the words at either end.
1602 * The first and last words will be read into a temp buffer
1603 * to avoid corruption
1605 tmp_buff
= malloc(total_u32
* 4);
1607 goto error_unset_dtr_r
;
1609 /* use the tmp buffer to read the entire data */
1610 u8buf_ptr
= tmp_buff
;
1612 /* address and read length are aligned so read directly into the passed buffer */
1615 /* Read the data - Each read of the DTRTX register causes the instruction to be reissued
1616 * Abort flags are sticky, so can be read at end of transactions
1618 * This data is read in aligned to 32 bit boundary.
1621 /* Step 2.a - Loop n-1 times, each read of DBGDTRTX reads the data from [X0] and
1622 * increments X0 by 4. */
1623 retval
= mem_ap_read_buf_noincr(armv8
->debug_ap
, u8buf_ptr
, 4, total_u32
-1,
1624 armv8
->debug_base
+ CPUV8_DBG_DTRTX
);
1625 if (retval
!= ERROR_OK
)
1626 goto error_unset_dtr_r
;
1628 /* Step 3.a - set DTR access mode back to Normal mode */
1629 dscr
= (dscr
& ~DSCR_MA
);
1630 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1631 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1632 if (retval
!= ERROR_OK
)
1633 goto error_free_buff_r
;
1635 /* Step 3.b - read DBGDTRTX for the final value */
1636 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1637 armv8
->debug_base
+ CPUV8_DBG_DTRTX
, &value
);
1638 memcpy(u8buf_ptr
+ (total_u32
-1) * 4, &value
, 4);
1640 /* Check for sticky abort flags in the DSCR */
1641 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1642 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1643 if (retval
!= ERROR_OK
)
1644 goto error_free_buff_r
;
1645 if (dscr
& (DSCR_ERR
| DSCR_SYS_ERROR_PEND
)) {
1646 /* Abort occurred - clear it and exit */
1647 LOG_ERROR("abort occurred - dscr = 0x%08" PRIx32
, dscr
);
1648 mem_ap_write_atomic_u32(armv8
->debug_ap
,
1649 armv8
->debug_base
+ CPUV8_DBG_DRCR
, DRCR_CSE
);
1650 goto error_free_buff_r
;
1653 /* check if we need to copy aligned data by applying any shift necessary */
1655 memcpy(buffer
, tmp_buff
+ start_byte
, total_bytes
);
1663 /* Unset DTR mode */
1664 mem_ap_read_atomic_u32(armv8
->debug_ap
,
1665 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1666 dscr
= (dscr
& ~DSCR_MA
);
1667 mem_ap_write_atomic_u32(armv8
->debug_ap
,
1668 armv8
->debug_base
+ CPUV8_DBG_DSCR
, dscr
);
1675 static int aarch64_read_phys_memory(struct target
*target
,
1676 target_addr_t address
, uint32_t size
,
1677 uint32_t count
, uint8_t *buffer
)
1679 int retval
= ERROR_COMMAND_SYNTAX_ERROR
;
1680 LOG_DEBUG("Reading memory at real address 0x%" TARGET_PRIxADDR
"; size %" PRId32
"; count %" PRId32
,
1681 address
, size
, count
);
1683 if (count
&& buffer
) {
1684 /* read memory through APB-AP */
1685 retval
= aarch64_mmu_modify(target
, 0);
1686 if (retval
!= ERROR_OK
)
1688 retval
= aarch64_read_apb_ap_memory(target
, address
, size
, count
, buffer
);
1693 static int aarch64_read_memory(struct target
*target
, target_addr_t address
,
1694 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1696 int mmu_enabled
= 0;
1699 /* aarch64 handles unaligned memory access */
1700 LOG_DEBUG("Reading memory at address 0x%" TARGET_PRIxADDR
"; size %" PRId32
"; count %" PRId32
, address
,
1703 /* determine if MMU was enabled on target stop */
1704 retval
= aarch64_mmu(target
, &mmu_enabled
);
1705 if (retval
!= ERROR_OK
)
1709 retval
= aarch64_check_address(target
, address
);
1710 if (retval
!= ERROR_OK
)
1712 /* enable MMU as we could have disabled it for phys access */
1713 retval
= aarch64_mmu_modify(target
, 1);
1714 if (retval
!= ERROR_OK
)
1717 return aarch64_read_apb_ap_memory(target
, address
, size
, count
, buffer
);
1720 static int aarch64_write_phys_memory(struct target
*target
,
1721 target_addr_t address
, uint32_t size
,
1722 uint32_t count
, const uint8_t *buffer
)
1724 int retval
= ERROR_COMMAND_SYNTAX_ERROR
;
1726 LOG_DEBUG("Writing memory to real address 0x%" TARGET_PRIxADDR
"; size %" PRId32
"; count %" PRId32
, address
,
1729 if (count
&& buffer
) {
1730 /* write memory through APB-AP */
1731 retval
= aarch64_mmu_modify(target
, 0);
1732 if (retval
!= ERROR_OK
)
1734 return aarch64_write_apb_ap_memory(target
, address
, size
, count
, buffer
);
1740 static int aarch64_write_memory(struct target
*target
, target_addr_t address
,
1741 uint32_t size
, uint32_t count
, const uint8_t *buffer
)
1743 int mmu_enabled
= 0;
1746 /* aarch64 handles unaligned memory access */
1747 LOG_DEBUG("Writing memory at address 0x%" TARGET_PRIxADDR
"; size %" PRId32
1748 "; count %" PRId32
, address
, size
, count
);
1750 /* determine if MMU was enabled on target stop */
1751 retval
= aarch64_mmu(target
, &mmu_enabled
);
1752 if (retval
!= ERROR_OK
)
1756 retval
= aarch64_check_address(target
, address
);
1757 if (retval
!= ERROR_OK
)
1759 /* enable MMU as we could have disabled it for phys access */
1760 retval
= aarch64_mmu_modify(target
, 1);
1761 if (retval
!= ERROR_OK
)
1764 return aarch64_write_apb_ap_memory(target
, address
, size
, count
, buffer
);
1767 static int aarch64_handle_target_request(void *priv
)
1769 struct target
*target
= priv
;
1770 struct armv8_common
*armv8
= target_to_armv8(target
);
1773 if (!target_was_examined(target
))
1775 if (!target
->dbg_msg_enabled
)
1778 if (target
->state
== TARGET_RUNNING
) {
1781 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1782 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1784 /* check if we have data */
1785 while ((dscr
& DSCR_DTR_TX_FULL
) && (retval
== ERROR_OK
)) {
1786 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1787 armv8
->debug_base
+ CPUV8_DBG_DTRTX
, &request
);
1788 if (retval
== ERROR_OK
) {
1789 target_request(target
, request
);
1790 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1791 armv8
->debug_base
+ CPUV8_DBG_DSCR
, &dscr
);
1799 static int aarch64_examine_first(struct target
*target
)
1801 struct aarch64_common
*aarch64
= target_to_aarch64(target
);
1802 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
1803 struct adiv5_dap
*swjdp
= armv8
->arm
.dap
;
1805 int retval
= ERROR_OK
;
1806 uint64_t debug
, ttypr
;
1808 uint32_t tmp0
, tmp1
;
1809 debug
= ttypr
= cpuid
= 0;
1811 /* We do one extra read to ensure DAP is configured,
1812 * we call ahbap_debugport_init(swjdp) instead
1814 retval
= dap_dp_init(swjdp
);
1815 if (retval
!= ERROR_OK
)
1818 /* Search for the APB-AB - it is needed for access to debug registers */
1819 retval
= dap_find_ap(swjdp
, AP_TYPE_APB_AP
, &armv8
->debug_ap
);
1820 if (retval
!= ERROR_OK
) {
1821 LOG_ERROR("Could not find APB-AP for debug access");
1825 retval
= mem_ap_init(armv8
->debug_ap
);
1826 if (retval
!= ERROR_OK
) {
1827 LOG_ERROR("Could not initialize the APB-AP");
1831 armv8
->debug_ap
->memaccess_tck
= 80;
1833 if (!target
->dbgbase_set
) {
1835 /* Get ROM Table base */
1837 int32_t coreidx
= target
->coreid
;
1838 retval
= dap_get_debugbase(armv8
->debug_ap
, &dbgbase
, &apid
);
1839 if (retval
!= ERROR_OK
)
1841 /* Lookup 0x15 -- Processor DAP */
1842 retval
= dap_lookup_cs_component(armv8
->debug_ap
, dbgbase
, 0x15,
1843 &armv8
->debug_base
, &coreidx
);
1844 if (retval
!= ERROR_OK
)
1846 LOG_DEBUG("Detected core %" PRId32
" dbgbase: %08" PRIx32
1847 " apid: %08" PRIx32
, coreidx
, armv8
->debug_base
, apid
);
1849 armv8
->debug_base
= target
->dbgbase
;
1851 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1852 armv8
->debug_base
+ CPUV8_DBG_LOCKACCESS
, 0xC5ACCE55);
1853 if (retval
!= ERROR_OK
) {
1854 LOG_DEBUG("LOCK debug access fail");
1858 retval
= mem_ap_write_atomic_u32(armv8
->debug_ap
,
1859 armv8
->debug_base
+ CPUV8_DBG_OSLAR
, 0);
1860 if (retval
!= ERROR_OK
) {
1861 LOG_DEBUG("Examine %s failed", "oslock");
1865 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1866 armv8
->debug_base
+ CPUV8_DBG_MAINID0
, &cpuid
);
1867 if (retval
!= ERROR_OK
) {
1868 LOG_DEBUG("Examine %s failed", "CPUID");
1872 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1873 armv8
->debug_base
+ CPUV8_DBG_MEMFEATURE0
, &tmp0
);
1874 retval
+= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1875 armv8
->debug_base
+ CPUV8_DBG_MEMFEATURE0
+ 4, &tmp1
);
1876 if (retval
!= ERROR_OK
) {
1877 LOG_DEBUG("Examine %s failed", "Memory Model Type");
1881 ttypr
= (ttypr
<< 32) | tmp0
;
1883 retval
= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1884 armv8
->debug_base
+ CPUV8_DBG_DBGFEATURE0
, &tmp0
);
1885 retval
+= mem_ap_read_atomic_u32(armv8
->debug_ap
,
1886 armv8
->debug_base
+ CPUV8_DBG_DBGFEATURE0
+ 4, &tmp1
);
1887 if (retval
!= ERROR_OK
) {
1888 LOG_DEBUG("Examine %s failed", "ID_AA64DFR0_EL1");
1892 debug
= (debug
<< 32) | tmp0
;
1894 LOG_DEBUG("cpuid = 0x%08" PRIx32
, cpuid
);
1895 LOG_DEBUG("ttypr = 0x%08" PRIx64
, ttypr
);
1896 LOG_DEBUG("debug = 0x%08" PRIx64
, debug
);
1898 if (target
->ctibase
== 0) {
1899 /* assume a v8 rom table layout */
1900 armv8
->cti_base
= target
->ctibase
= armv8
->debug_base
+ 0x10000;
1901 LOG_INFO("Target ctibase is not set, assuming 0x%0" PRIx32
, target
->ctibase
);
1903 armv8
->cti_base
= target
->ctibase
;
1905 armv8
->arm
.core_type
= ARM_MODE_MON
;
1906 retval
= aarch64_dpm_setup(aarch64
, debug
);
1907 if (retval
!= ERROR_OK
)
1910 /* Setup Breakpoint Register Pairs */
1911 aarch64
->brp_num
= (uint32_t)((debug
>> 12) & 0x0F) + 1;
1912 aarch64
->brp_num_context
= (uint32_t)((debug
>> 28) & 0x0F) + 1;
1913 aarch64
->brp_num_available
= aarch64
->brp_num
;
1914 aarch64
->brp_list
= calloc(aarch64
->brp_num
, sizeof(struct aarch64_brp
));
1915 for (i
= 0; i
< aarch64
->brp_num
; i
++) {
1916 aarch64
->brp_list
[i
].used
= 0;
1917 if (i
< (aarch64
->brp_num
-aarch64
->brp_num_context
))
1918 aarch64
->brp_list
[i
].type
= BRP_NORMAL
;
1920 aarch64
->brp_list
[i
].type
= BRP_CONTEXT
;
1921 aarch64
->brp_list
[i
].value
= 0;
1922 aarch64
->brp_list
[i
].control
= 0;
1923 aarch64
->brp_list
[i
].BRPn
= i
;
1926 LOG_DEBUG("Configured %i hw breakpoints", aarch64
->brp_num
);
1928 target_set_examined(target
);
1932 static int aarch64_examine(struct target
*target
)
1934 int retval
= ERROR_OK
;
1936 /* don't re-probe hardware after each reset */
1937 if (!target_was_examined(target
))
1938 retval
= aarch64_examine_first(target
);
1940 /* Configure core debug access */
1941 if (retval
== ERROR_OK
)
1942 retval
= aarch64_init_debug_access(target
);
1948 * Cortex-A8 target creation and initialization
1951 static int aarch64_init_target(struct command_context
*cmd_ctx
,
1952 struct target
*target
)
1954 /* examine_first() does a bunch of this */
1958 static int aarch64_init_arch_info(struct target
*target
,
1959 struct aarch64_common
*aarch64
, struct jtag_tap
*tap
)
1961 struct armv8_common
*armv8
= &aarch64
->armv8_common
;
1962 struct adiv5_dap
*dap
= armv8
->arm
.dap
;
1964 armv8
->arm
.dap
= dap
;
1966 /* Setup struct aarch64_common */
1967 aarch64
->common_magic
= AARCH64_COMMON_MAGIC
;
1968 /* tap has no dap initialized */
1970 tap
->dap
= dap_init();
1972 /* Leave (only) generic DAP stuff for debugport_init() */
1973 tap
->dap
->tap
= tap
;
1976 armv8
->arm
.dap
= tap
->dap
;
1978 aarch64
->fast_reg_read
= 0;
1980 /* register arch-specific functions */
1981 armv8
->examine_debug_reason
= NULL
;
1983 armv8
->post_debug_entry
= aarch64_post_debug_entry
;
1985 armv8
->pre_restore_context
= NULL
;
1987 armv8
->armv8_mmu
.read_physical_memory
= aarch64_read_phys_memory
;
1989 /* REVISIT v7a setup should be in a v7a-specific routine */
1990 armv8_init_arch_info(target
, armv8
);
1991 target_register_timer_callback(aarch64_handle_target_request
, 1, 1, target
);
1996 static int aarch64_target_create(struct target
*target
, Jim_Interp
*interp
)
1998 struct aarch64_common
*aarch64
= calloc(1, sizeof(struct aarch64_common
));
2000 return aarch64_init_arch_info(target
, aarch64
, target
->tap
);
2003 static int aarch64_mmu(struct target
*target
, int *enabled
)
2005 if (target
->state
!= TARGET_HALTED
) {
2006 LOG_ERROR("%s: target not halted", __func__
);
2007 return ERROR_TARGET_INVALID
;
2010 *enabled
= target_to_aarch64(target
)->armv8_common
.armv8_mmu
.mmu_enabled
;
2014 static int aarch64_virt2phys(struct target
*target
, target_addr_t virt
,
2015 target_addr_t
*phys
)
2017 return armv8_mmu_translate_va(target
, virt
, phys
);
2020 COMMAND_HANDLER(aarch64_handle_cache_info_command
)
2022 struct target
*target
= get_current_target(CMD_CTX
);
2023 struct armv8_common
*armv8
= target_to_armv8(target
);
2025 return armv8_handle_cache_info_command(CMD_CTX
,
2026 &armv8
->armv8_mmu
.armv8_cache
);
2030 COMMAND_HANDLER(aarch64_handle_dbginit_command
)
2032 struct target
*target
= get_current_target(CMD_CTX
);
2033 if (!target_was_examined(target
)) {
2034 LOG_ERROR("target not examined yet");
2038 return aarch64_init_debug_access(target
);
2040 COMMAND_HANDLER(aarch64_handle_smp_off_command
)
2042 struct target
*target
= get_current_target(CMD_CTX
);
2043 /* check target is an smp target */
2044 struct target_list
*head
;
2045 struct target
*curr
;
2046 head
= target
->head
;
2048 if (head
!= (struct target_list
*)NULL
) {
2049 while (head
!= (struct target_list
*)NULL
) {
2050 curr
= head
->target
;
2054 /* fixes the target display to the debugger */
2055 target
->gdb_service
->target
= target
;
2060 COMMAND_HANDLER(aarch64_handle_smp_on_command
)
2062 struct target
*target
= get_current_target(CMD_CTX
);
2063 struct target_list
*head
;
2064 struct target
*curr
;
2065 head
= target
->head
;
2066 if (head
!= (struct target_list
*)NULL
) {
2068 while (head
!= (struct target_list
*)NULL
) {
2069 curr
= head
->target
;
2077 COMMAND_HANDLER(aarch64_handle_smp_gdb_command
)
2079 struct target
*target
= get_current_target(CMD_CTX
);
2080 int retval
= ERROR_OK
;
2081 struct target_list
*head
;
2082 head
= target
->head
;
2083 if (head
!= (struct target_list
*)NULL
) {
2084 if (CMD_ARGC
== 1) {
2086 COMMAND_PARSE_NUMBER(int, CMD_ARGV
[0], coreid
);
2087 if (ERROR_OK
!= retval
)
2089 target
->gdb_service
->core
[1] = coreid
;
2092 command_print(CMD_CTX
, "gdb coreid %" PRId32
" -> %" PRId32
, target
->gdb_service
->core
[0]
2093 , target
->gdb_service
->core
[1]);
2098 static const struct command_registration aarch64_exec_command_handlers
[] = {
2100 .name
= "cache_info",
2101 .handler
= aarch64_handle_cache_info_command
,
2102 .mode
= COMMAND_EXEC
,
2103 .help
= "display information about target caches",
2108 .handler
= aarch64_handle_dbginit_command
,
2109 .mode
= COMMAND_EXEC
,
2110 .help
= "Initialize core debug",
2113 { .name
= "smp_off",
2114 .handler
= aarch64_handle_smp_off_command
,
2115 .mode
= COMMAND_EXEC
,
2116 .help
= "Stop smp handling",
2121 .handler
= aarch64_handle_smp_on_command
,
2122 .mode
= COMMAND_EXEC
,
2123 .help
= "Restart smp handling",
2128 .handler
= aarch64_handle_smp_gdb_command
,
2129 .mode
= COMMAND_EXEC
,
2130 .help
= "display/fix current core played to gdb",
2135 COMMAND_REGISTRATION_DONE
2137 static const struct command_registration aarch64_command_handlers
[] = {
2139 .chain
= arm_command_handlers
,
2142 .chain
= armv8_command_handlers
,
2146 .mode
= COMMAND_ANY
,
2147 .help
= "Cortex-A command group",
2149 .chain
= aarch64_exec_command_handlers
,
2151 COMMAND_REGISTRATION_DONE
2154 struct target_type aarch64_target
= {
2157 .poll
= aarch64_poll
,
2158 .arch_state
= armv8_arch_state
,
2160 .halt
= aarch64_halt
,
2161 .resume
= aarch64_resume
,
2162 .step
= aarch64_step
,
2164 .assert_reset
= aarch64_assert_reset
,
2165 .deassert_reset
= aarch64_deassert_reset
,
2167 /* REVISIT allow exporting VFP3 registers ... */
2168 .get_gdb_reg_list
= armv8_get_gdb_reg_list
,
2170 .read_memory
= aarch64_read_memory
,
2171 .write_memory
= aarch64_write_memory
,
2173 .checksum_memory
= arm_checksum_memory
,
2174 .blank_check_memory
= arm_blank_check_memory
,
2176 .run_algorithm
= armv4_5_run_algorithm
,
2178 .add_breakpoint
= aarch64_add_breakpoint
,
2179 .add_context_breakpoint
= aarch64_add_context_breakpoint
,
2180 .add_hybrid_breakpoint
= aarch64_add_hybrid_breakpoint
,
2181 .remove_breakpoint
= aarch64_remove_breakpoint
,
2182 .add_watchpoint
= NULL
,
2183 .remove_watchpoint
= NULL
,
2185 .commands
= aarch64_command_handlers
,
2186 .target_create
= aarch64_target_create
,
2187 .init_target
= aarch64_init_target
,
2188 .examine
= aarch64_examine
,
2190 .read_phys_memory
= aarch64_read_phys_memory
,
2191 .write_phys_memory
= aarch64_write_phys_memory
,
2193 .virt2phys
= aarch64_virt2phys
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)