1 /***************************************************************************
2 * Copyright (C) 2008 digenius technology GmbH. *
5 * Copyright (C) 2008,2009 Oyvind Harboe oyvind.harboe@zylin.com *
7 * Copyright (C) 2008 Georg Acher <acher@in.tum.de> *
9 * This program is free software; you can redistribute it and/or modify *
10 * it under the terms of the GNU General Public License as published by *
11 * the Free Software Foundation; either version 2 of the License, or *
12 * (at your option) any later version. *
14 * This program is distributed in the hope that it will be useful, *
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
17 * GNU General Public License for more details. *
19 * You should have received a copy of the GNU General Public License *
20 * along with this program; if not, write to the *
21 * Free Software Foundation, Inc., *
22 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
23 ***************************************************************************/
31 #include "arm_simulator.h"
32 #include "time_support.h"
33 #include "target_type.h"
37 #define _DEBUG_INSTRUCTION_EXECUTION_
41 #define FNC_INFO LOG_DEBUG("-")
47 #define FNC_INFO_NOTIMPLEMENTED do { LOG_DEBUG("NOT IMPLEMENTED"); /*exit(-1);*/ } while (0)
49 #define FNC_INFO_NOTIMPLEMENTED
52 static int arm11_on_enter_debug_state(arm11_common_t
* arm11
);
54 bool arm11_config_memwrite_burst
= true;
55 bool arm11_config_memwrite_error_fatal
= true;
56 uint32_t arm11_vcr
= 0;
57 bool arm11_config_step_irq_enable
= false;
58 bool arm11_config_hardware_step
= false;
60 #define ARM11_HANDLER(x) \
63 target_type_t arm11_target
=
68 ARM11_HANDLER(arch_state
),
70 ARM11_HANDLER(target_request_data
),
73 ARM11_HANDLER(resume
),
76 ARM11_HANDLER(assert_reset
),
77 ARM11_HANDLER(deassert_reset
),
78 ARM11_HANDLER(soft_reset_halt
),
80 ARM11_HANDLER(get_gdb_reg_list
),
82 ARM11_HANDLER(read_memory
),
83 ARM11_HANDLER(write_memory
),
85 ARM11_HANDLER(bulk_write_memory
),
87 ARM11_HANDLER(checksum_memory
),
89 ARM11_HANDLER(add_breakpoint
),
90 ARM11_HANDLER(remove_breakpoint
),
91 ARM11_HANDLER(add_watchpoint
),
92 ARM11_HANDLER(remove_watchpoint
),
94 ARM11_HANDLER(run_algorithm
),
96 ARM11_HANDLER(register_commands
),
97 ARM11_HANDLER(target_create
),
98 ARM11_HANDLER(init_target
),
99 ARM11_HANDLER(examine
),
103 int arm11_regs_arch_type
= -1;
121 ARM11_REGISTER_SPSR_FIQ
,
122 ARM11_REGISTER_SPSR_SVC
,
123 ARM11_REGISTER_SPSR_ABT
,
124 ARM11_REGISTER_SPSR_IRQ
,
125 ARM11_REGISTER_SPSR_UND
,
126 ARM11_REGISTER_SPSR_MON
,
135 typedef struct arm11_reg_defs_s
140 enum arm11_regtype type
;
143 /* update arm11_regcache_ids when changing this */
144 static const arm11_reg_defs_t arm11_reg_defs
[] =
146 {"r0", 0, 0, ARM11_REGISTER_CORE
},
147 {"r1", 1, 1, ARM11_REGISTER_CORE
},
148 {"r2", 2, 2, ARM11_REGISTER_CORE
},
149 {"r3", 3, 3, ARM11_REGISTER_CORE
},
150 {"r4", 4, 4, ARM11_REGISTER_CORE
},
151 {"r5", 5, 5, ARM11_REGISTER_CORE
},
152 {"r6", 6, 6, ARM11_REGISTER_CORE
},
153 {"r7", 7, 7, ARM11_REGISTER_CORE
},
154 {"r8", 8, 8, ARM11_REGISTER_CORE
},
155 {"r9", 9, 9, ARM11_REGISTER_CORE
},
156 {"r10", 10, 10, ARM11_REGISTER_CORE
},
157 {"r11", 11, 11, ARM11_REGISTER_CORE
},
158 {"r12", 12, 12, ARM11_REGISTER_CORE
},
159 {"sp", 13, 13, ARM11_REGISTER_CORE
},
160 {"lr", 14, 14, ARM11_REGISTER_CORE
},
161 {"pc", 15, 15, ARM11_REGISTER_CORE
},
163 #if ARM11_REGCACHE_FREGS
164 {"f0", 0, 16, ARM11_REGISTER_FX
},
165 {"f1", 1, 17, ARM11_REGISTER_FX
},
166 {"f2", 2, 18, ARM11_REGISTER_FX
},
167 {"f3", 3, 19, ARM11_REGISTER_FX
},
168 {"f4", 4, 20, ARM11_REGISTER_FX
},
169 {"f5", 5, 21, ARM11_REGISTER_FX
},
170 {"f6", 6, 22, ARM11_REGISTER_FX
},
171 {"f7", 7, 23, ARM11_REGISTER_FX
},
172 {"fps", 0, 24, ARM11_REGISTER_FPS
},
175 {"cpsr", 0, 25, ARM11_REGISTER_CPSR
},
177 #if ARM11_REGCACHE_MODEREGS
178 {"r8_fiq", 8, -1, ARM11_REGISTER_FIQ
},
179 {"r9_fiq", 9, -1, ARM11_REGISTER_FIQ
},
180 {"r10_fiq", 10, -1, ARM11_REGISTER_FIQ
},
181 {"r11_fiq", 11, -1, ARM11_REGISTER_FIQ
},
182 {"r12_fiq", 12, -1, ARM11_REGISTER_FIQ
},
183 {"r13_fiq", 13, -1, ARM11_REGISTER_FIQ
},
184 {"r14_fiq", 14, -1, ARM11_REGISTER_FIQ
},
185 {"spsr_fiq", 0, -1, ARM11_REGISTER_SPSR_FIQ
},
187 {"r13_svc", 13, -1, ARM11_REGISTER_SVC
},
188 {"r14_svc", 14, -1, ARM11_REGISTER_SVC
},
189 {"spsr_svc", 0, -1, ARM11_REGISTER_SPSR_SVC
},
191 {"r13_abt", 13, -1, ARM11_REGISTER_ABT
},
192 {"r14_abt", 14, -1, ARM11_REGISTER_ABT
},
193 {"spsr_abt", 0, -1, ARM11_REGISTER_SPSR_ABT
},
195 {"r13_irq", 13, -1, ARM11_REGISTER_IRQ
},
196 {"r14_irq", 14, -1, ARM11_REGISTER_IRQ
},
197 {"spsr_irq", 0, -1, ARM11_REGISTER_SPSR_IRQ
},
199 {"r13_und", 13, -1, ARM11_REGISTER_UND
},
200 {"r14_und", 14, -1, ARM11_REGISTER_UND
},
201 {"spsr_und", 0, -1, ARM11_REGISTER_SPSR_UND
},
204 {"r13_mon", 13, -1, ARM11_REGISTER_MON
},
205 {"r14_mon", 14, -1, ARM11_REGISTER_MON
},
206 {"spsr_mon", 0, -1, ARM11_REGISTER_SPSR_MON
},
209 /* Debug Registers */
210 {"dscr", 0, -1, ARM11_REGISTER_DSCR
},
211 {"wdtr", 0, -1, ARM11_REGISTER_WDTR
},
212 {"rdtr", 0, -1, ARM11_REGISTER_RDTR
},
215 enum arm11_regcache_ids
218 ARM11_RC_RX
= ARM11_RC_R0
,
233 ARM11_RC_SP
= ARM11_RC_R13
,
235 ARM11_RC_LR
= ARM11_RC_R14
,
237 ARM11_RC_PC
= ARM11_RC_R15
,
239 #if ARM11_REGCACHE_FREGS
241 ARM11_RC_FX
= ARM11_RC_F0
,
254 #if ARM11_REGCACHE_MODEREGS
292 #define ARM11_GDB_REGISTER_COUNT 26
294 uint8_t arm11_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
296 reg_t arm11_gdb_dummy_fp_reg
=
298 "GDB dummy floating-point register", arm11_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
301 uint8_t arm11_gdb_dummy_fps_value
[] = {0, 0, 0, 0};
303 reg_t arm11_gdb_dummy_fps_reg
=
305 "GDB dummy floating-point status register", arm11_gdb_dummy_fps_value
, 0, 1, 32, NULL
, 0, NULL
, 0
310 /** Check and if necessary take control of the system
312 * \param arm11 Target state variable.
313 * \param dscr If the current DSCR content is
314 * available a pointer to a word holding the
315 * DSCR can be passed. Otherwise use NULL.
317 int arm11_check_init(arm11_common_t
* arm11
, uint32_t * dscr
)
321 uint32_t dscr_local_tmp_copy
;
325 dscr
= &dscr_local_tmp_copy
;
327 CHECK_RETVAL(arm11_read_DSCR(arm11
, dscr
));
330 if (!(*dscr
& ARM11_DSCR_MODE_SELECT
))
332 LOG_DEBUG("Bringing target into debug mode");
334 *dscr
|= ARM11_DSCR_MODE_SELECT
; /* Halt debug-mode */
335 arm11_write_DSCR(arm11
, *dscr
);
337 /* add further reset initialization here */
339 arm11
->simulate_reset_on_next_halt
= true;
341 if (*dscr
& ARM11_DSCR_CORE_HALTED
)
343 /** \todo TODO: this needs further scrutiny because
344 * arm11_on_enter_debug_state() never gets properly called.
345 * As a result we don't read the actual register states from
349 arm11
->target
->state
= TARGET_HALTED
;
350 arm11
->target
->debug_reason
= arm11_get_DSCR_debug_reason(*dscr
);
354 arm11
->target
->state
= TARGET_RUNNING
;
355 arm11
->target
->debug_reason
= DBG_REASON_NOTHALTED
;
358 arm11_sc7_clear_vbw(arm11
);
367 (arm11->reg_values[ARM11_RC_##x])
369 /** Save processor state.
371 * This is called when the HALT instruction has succeeded
372 * or on other occasions that stop the processor.
375 static int arm11_on_enter_debug_state(arm11_common_t
* arm11
)
380 for (size_t i
= 0; i
< asizeof(arm11
->reg_values
); i
++)
382 arm11
->reg_list
[i
].valid
= 1;
383 arm11
->reg_list
[i
].dirty
= 0;
387 CHECK_RETVAL(arm11_read_DSCR(arm11
, &R(DSCR
)));
391 if (R(DSCR
) & ARM11_DSCR_WDTR_FULL
)
393 arm11_add_debug_SCAN_N(arm11
, 0x05, ARM11_TAP_DEFAULT
);
395 arm11_add_IR(arm11
, ARM11_INTEST
, ARM11_TAP_DEFAULT
);
397 scan_field_t chain5_fields
[3];
399 arm11_setup_field(arm11
, 32, NULL
, &R(WDTR
), chain5_fields
+ 0);
400 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 1);
401 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 2);
403 arm11_add_dr_scan_vc(asizeof(chain5_fields
), chain5_fields
, TAP_DRPAUSE
);
407 arm11
->reg_list
[ARM11_RC_WDTR
].valid
= 0;
411 /* DSCR: set ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE */
412 /* ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode", but not to issue ITRs
413 ARM1136 seems to require this to issue ITR's as well */
415 uint32_t new_dscr
= R(DSCR
) | ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE
;
417 /* this executes JTAG queue: */
419 arm11_write_DSCR(arm11
, new_dscr
);
423 Before executing any instruction in debug state you have to drain the write buffer.
424 This ensures that no imprecise Data Aborts can return at a later point:*/
426 /** \todo TODO: Test drain write buffer. */
431 /* MRC p14,0,R0,c5,c10,0 */
432 // arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);
434 /* mcr 15, 0, r0, cr7, cr10, {4} */
435 arm11_run_instr_no_data1(arm11
, 0xee070f9a);
437 uint32_t dscr
= arm11_read_DSCR(arm11
);
439 LOG_DEBUG("DRAIN, DSCR %08x", dscr
);
441 if (dscr
& ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT
)
443 arm11_run_instr_no_data1(arm11
, 0xe320f000);
445 dscr
= arm11_read_DSCR(arm11
);
447 LOG_DEBUG("DRAIN, DSCR %08x (DONE)", dscr
);
454 retval
= arm11_run_instr_data_prepare(arm11
);
455 if (retval
!= ERROR_OK
)
460 /** \todo TODO: handle other mode registers */
462 for (size_t i
= 0; i
< 15; i
++)
464 /* MCR p14,0,R?,c0,c5,0 */
465 retval
= arm11_run_instr_data_from_core(arm11
, 0xEE000E15 | (i
<< 12), &R(RX
+ i
), 1);
466 if (retval
!= ERROR_OK
)
472 /* check rDTRfull in DSCR */
474 if (R(DSCR
) & ARM11_DSCR_RDTR_FULL
)
476 /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */
477 retval
= arm11_run_instr_data_from_core_via_r0(arm11
, 0xEE100E15, &R(RDTR
));
478 if (retval
!= ERROR_OK
)
483 arm11
->reg_list
[ARM11_RC_RDTR
].valid
= 0;
488 /* MRS r0,CPSR (move CPSR -> r0 (-> wDTR -> local var)) */
489 retval
= arm11_run_instr_data_from_core_via_r0(arm11
, 0xE10F0000, &R(CPSR
));
490 if (retval
!= ERROR_OK
)
495 /* MOV R0,PC (move PC -> r0 (-> wDTR -> local var)) */
496 retval
= arm11_run_instr_data_from_core_via_r0(arm11
, 0xE1A0000F, &R(PC
));
497 if (retval
!= ERROR_OK
)
500 /* adjust PC depending on ARM state */
502 if (R(CPSR
) & ARM11_CPSR_J
) /* Java state */
504 arm11
->reg_values
[ARM11_RC_PC
] -= 0;
506 else if (R(CPSR
) & ARM11_CPSR_T
) /* Thumb state */
508 arm11
->reg_values
[ARM11_RC_PC
] -= 4;
512 arm11
->reg_values
[ARM11_RC_PC
] -= 8;
515 if (arm11
->simulate_reset_on_next_halt
)
517 arm11
->simulate_reset_on_next_halt
= false;
519 LOG_DEBUG("Reset c1 Control Register");
521 /* Write 0 (reset value) to Control register 0 to disable MMU/Cache etc. */
523 /* MCR p15,0,R0,c1,c0,0 */
524 retval
= arm11_run_instr_data_to_core_via_r0(arm11
, 0xee010f10, 0);
525 if (retval
!= ERROR_OK
)
530 retval
= arm11_run_instr_data_finish(arm11
);
531 if (retval
!= ERROR_OK
)
534 arm11_dump_reg_changes(arm11
);
539 void arm11_dump_reg_changes(arm11_common_t
* arm11
)
542 if (!(debug_level
>= LOG_LVL_DEBUG
))
547 for (size_t i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
549 if (!arm11
->reg_list
[i
].valid
)
551 if (arm11
->reg_history
[i
].valid
)
552 LOG_DEBUG("%8s INVALID (%08" PRIx32
")", arm11_reg_defs
[i
].name
, arm11
->reg_history
[i
].value
);
556 if (arm11
->reg_history
[i
].valid
)
558 if (arm11
->reg_history
[i
].value
!= arm11
->reg_values
[i
])
559 LOG_DEBUG("%8s %08" PRIx32
" (%08" PRIx32
")", arm11_reg_defs
[i
].name
, arm11
->reg_values
[i
], arm11
->reg_history
[i
].value
);
563 LOG_DEBUG("%8s %08" PRIx32
" (INVALID)", arm11_reg_defs
[i
].name
, arm11
->reg_values
[i
]);
569 /** Restore processor state
571 * This is called in preparation for the RESTART function.
574 int arm11_leave_debug_state(arm11_common_t
* arm11
)
579 retval
= arm11_run_instr_data_prepare(arm11
);
580 if (retval
!= ERROR_OK
)
583 /** \todo TODO: handle other mode registers */
585 /* restore R1 - R14 */
587 for (size_t i
= 1; i
< 15; i
++)
589 if (!arm11
->reg_list
[ARM11_RC_RX
+ i
].dirty
)
592 /* MRC p14,0,r?,c0,c5,0 */
593 arm11_run_instr_data_to_core1(arm11
, 0xee100e15 | (i
<< 12), R(RX
+ i
));
595 // LOG_DEBUG("RESTORE R" ZU " %08x", i, R(RX + i));
598 retval
= arm11_run_instr_data_finish(arm11
);
599 if (retval
!= ERROR_OK
)
602 /* spec says clear wDTR and rDTR; we assume they are clear as
603 otherwise our programming would be sloppy */
607 CHECK_RETVAL(arm11_read_DSCR(arm11
, &DSCR
));
609 if (DSCR
& (ARM11_DSCR_RDTR_FULL
| ARM11_DSCR_WDTR_FULL
))
611 LOG_ERROR("wDTR/rDTR inconsistent (DSCR %08" PRIx32
")", DSCR
);
616 retval
= arm11_run_instr_data_prepare(arm11
);
617 if (retval
!= ERROR_OK
)
620 /* restore original wDTR */
622 if ((R(DSCR
) & ARM11_DSCR_WDTR_FULL
) || arm11
->reg_list
[ARM11_RC_WDTR
].dirty
)
624 /* MCR p14,0,R0,c0,c5,0 */
625 retval
= arm11_run_instr_data_to_core_via_r0(arm11
, 0xee000e15, R(WDTR
));
626 if (retval
!= ERROR_OK
)
633 retval
= arm11_run_instr_data_to_core_via_r0(arm11
, 0xe129f000, R(CPSR
));
634 if (retval
!= ERROR_OK
)
641 retval
= arm11_run_instr_data_to_core_via_r0(arm11
, 0xe1a0f000, R(PC
));
642 if (retval
!= ERROR_OK
)
648 /* MRC p14,0,r0,c0,c5,0 */
649 arm11_run_instr_data_to_core1(arm11
, 0xee100e15, R(R0
));
651 retval
= arm11_run_instr_data_finish(arm11
);
652 if (retval
!= ERROR_OK
)
657 arm11_write_DSCR(arm11
, R(DSCR
));
661 if (R(DSCR
) & ARM11_DSCR_RDTR_FULL
|| arm11
->reg_list
[ARM11_RC_RDTR
].dirty
)
663 arm11_add_debug_SCAN_N(arm11
, 0x05, ARM11_TAP_DEFAULT
);
665 arm11_add_IR(arm11
, ARM11_EXTEST
, ARM11_TAP_DEFAULT
);
667 scan_field_t chain5_fields
[3];
669 uint8_t Ready
= 0; /* ignored */
670 uint8_t Valid
= 0; /* ignored */
672 arm11_setup_field(arm11
, 32, &R(RDTR
), NULL
, chain5_fields
+ 0);
673 arm11_setup_field(arm11
, 1, &Ready
, NULL
, chain5_fields
+ 1);
674 arm11_setup_field(arm11
, 1, &Valid
, NULL
, chain5_fields
+ 2);
676 arm11_add_dr_scan_vc(asizeof(chain5_fields
), chain5_fields
, TAP_DRPAUSE
);
679 arm11_record_register_history(arm11
);
684 void arm11_record_register_history(arm11_common_t
* arm11
)
686 for (size_t i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
688 arm11
->reg_history
[i
].value
= arm11
->reg_values
[i
];
689 arm11
->reg_history
[i
].valid
= arm11
->reg_list
[i
].valid
;
691 arm11
->reg_list
[i
].valid
= 0;
692 arm11
->reg_list
[i
].dirty
= 0;
697 /* poll current target status */
698 int arm11_poll(struct target_s
*target
)
703 arm11_common_t
* arm11
= target
->arch_info
;
705 if (arm11
->trst_active
)
710 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
712 LOG_DEBUG("DSCR %08" PRIx32
"", dscr
);
714 CHECK_RETVAL(arm11_check_init(arm11
, &dscr
));
716 if (dscr
& ARM11_DSCR_CORE_HALTED
)
718 if (target
->state
!= TARGET_HALTED
)
720 enum target_state old_state
= target
->state
;
722 LOG_DEBUG("enter TARGET_HALTED");
723 target
->state
= TARGET_HALTED
;
724 target
->debug_reason
= arm11_get_DSCR_debug_reason(dscr
);
725 retval
= arm11_on_enter_debug_state(arm11
);
726 if (retval
!= ERROR_OK
)
729 target_call_event_callbacks(target
,
730 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
);
735 if (target
->state
!= TARGET_RUNNING
&& target
->state
!= TARGET_DEBUG_RUNNING
)
737 LOG_DEBUG("enter TARGET_RUNNING");
738 target
->state
= TARGET_RUNNING
;
739 target
->debug_reason
= DBG_REASON_NOTHALTED
;
745 /* architecture specific status reply */
746 int arm11_arch_state(struct target_s
*target
)
748 arm11_common_t
* arm11
= target
->arch_info
;
750 LOG_USER("target halted due to %s\ncpsr: 0x%8.8" PRIx32
" pc: 0x%8.8" PRIx32
"",
751 Jim_Nvp_value2name_simple(nvp_target_debug_reason
, target
->debug_reason
)->name
,
758 /* target request support */
759 int arm11_target_request_data(struct target_s
*target
, uint32_t size
, uint8_t *buffer
)
761 FNC_INFO_NOTIMPLEMENTED
;
766 /* target execution control */
767 int arm11_halt(struct target_s
*target
)
771 arm11_common_t
* arm11
= target
->arch_info
;
773 LOG_DEBUG("target->state: %s",
774 target_state_name(target
));
776 if (target
->state
== TARGET_UNKNOWN
)
778 arm11
->simulate_reset_on_next_halt
= true;
781 if (target
->state
== TARGET_HALTED
)
783 LOG_DEBUG("target was already halted");
787 if (arm11
->trst_active
)
789 arm11
->halt_requested
= true;
793 arm11_add_IR(arm11
, ARM11_HALT
, TAP_IDLE
);
795 CHECK_RETVAL(jtag_execute_queue());
802 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
804 if (dscr
& ARM11_DSCR_CORE_HALTED
)
815 if ((timeval_ms()-then
) > 1000)
817 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
824 arm11_on_enter_debug_state(arm11
);
826 enum target_state old_state
= target
->state
;
828 target
->state
= TARGET_HALTED
;
829 target
->debug_reason
= arm11_get_DSCR_debug_reason(dscr
);
832 target_call_event_callbacks(target
,
833 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
));
838 int arm11_resume(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
, int debug_execution
)
842 // LOG_DEBUG("current %d address %08x handle_breakpoints %d debug_execution %d",
843 // current, address, handle_breakpoints, debug_execution);
845 arm11_common_t
* arm11
= target
->arch_info
;
847 LOG_DEBUG("target->state: %s",
848 target_state_name(target
));
851 if (target
->state
!= TARGET_HALTED
)
853 LOG_ERROR("Target not halted");
854 return ERROR_TARGET_NOT_HALTED
;
860 LOG_DEBUG("RESUME PC %08" PRIx32
"%s", R(PC
), !current
? "!" : "");
862 /* clear breakpoints/watchpoints and VCR*/
863 arm11_sc7_clear_vbw(arm11
);
865 /* Set up breakpoints */
866 if (!debug_execution
)
868 /* check if one matches PC and step over it if necessary */
872 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
874 if (bp
->address
== R(PC
))
876 LOG_DEBUG("must step over %08" PRIx32
"", bp
->address
);
877 arm11_step(target
, 1, 0, 0);
882 /* set all breakpoints */
886 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
888 arm11_sc7_action_t brp
[2];
891 brp
[0].address
= ARM11_SC7_BVR0
+ brp_num
;
892 brp
[0].value
= bp
->address
;
894 brp
[1].address
= ARM11_SC7_BCR0
+ brp_num
;
895 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
897 arm11_sc7_run(arm11
, brp
, asizeof(brp
));
899 LOG_DEBUG("Add BP " ZU
" at %08" PRIx32
"", brp_num
, bp
->address
);
904 arm11_sc7_set_vcr(arm11
, arm11_vcr
);
907 arm11_leave_debug_state(arm11
);
909 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_IDLE
);
911 CHECK_RETVAL(jtag_execute_queue());
918 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
920 LOG_DEBUG("DSCR %08" PRIx32
"", dscr
);
922 if (dscr
& ARM11_DSCR_CORE_RESTARTED
)
933 if ((timeval_ms()-then
) > 1000)
935 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
942 if (!debug_execution
)
944 target
->state
= TARGET_RUNNING
;
945 target
->debug_reason
= DBG_REASON_NOTHALTED
;
947 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
));
951 target
->state
= TARGET_DEBUG_RUNNING
;
952 target
->debug_reason
= DBG_REASON_NOTHALTED
;
954 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
));
961 static int armv4_5_to_arm11(int reg
)
968 return ARM11_RC_CPSR
;
970 /* FIX!!! handle thumb better! */
971 return ARM11_RC_CPSR
;
973 LOG_ERROR("BUG: register translation from armv4_5 to arm11 not supported %d", reg
);
979 static uint32_t arm11_sim_get_reg(struct arm_sim_interface
*sim
, int reg
)
981 arm11_common_t
* arm11
= (arm11_common_t
*)sim
->user_data
;
983 reg
=armv4_5_to_arm11(reg
);
985 return buf_get_u32(arm11
->reg_list
[reg
].value
, 0, 32);
988 static void arm11_sim_set_reg(struct arm_sim_interface
*sim
, int reg
, uint32_t value
)
990 arm11_common_t
* arm11
= (arm11_common_t
*)sim
->user_data
;
992 reg
=armv4_5_to_arm11(reg
);
994 buf_set_u32(arm11
->reg_list
[reg
].value
, 0, 32, value
);
997 static uint32_t arm11_sim_get_cpsr(struct arm_sim_interface
*sim
, int pos
, int bits
)
999 arm11_common_t
* arm11
= (arm11_common_t
*)sim
->user_data
;
1001 return buf_get_u32(arm11
->reg_list
[ARM11_RC_CPSR
].value
, pos
, bits
);
1004 static enum armv4_5_state
arm11_sim_get_state(struct arm_sim_interface
*sim
)
1006 // arm11_common_t * arm11 = (arm11_common_t *)sim->user_data;
1008 /* FIX!!!! we should implement thumb for arm11 */
1009 return ARMV4_5_STATE_ARM
;
1012 static void arm11_sim_set_state(struct arm_sim_interface
*sim
, enum armv4_5_state mode
)
1014 // arm11_common_t * arm11 = (arm11_common_t *)sim->user_data;
1016 /* FIX!!!! we should implement thumb for arm11 */
1017 LOG_ERROR("Not implemetned!");
1021 static enum armv4_5_mode
arm11_sim_get_mode(struct arm_sim_interface
*sim
)
1023 //arm11_common_t * arm11 = (arm11_common_t *)sim->user_data;
1025 /* FIX!!!! we should implement something that returns the current mode here!!! */
1026 return ARMV4_5_MODE_USR
;
1029 static int arm11_simulate_step(target_t
*target
, uint32_t *dry_run_pc
)
1031 struct arm_sim_interface sim
;
1033 sim
.user_data
=target
->arch_info
;
1034 sim
.get_reg
=&arm11_sim_get_reg
;
1035 sim
.set_reg
=&arm11_sim_set_reg
;
1036 sim
.get_reg_mode
=&arm11_sim_get_reg
;
1037 sim
.set_reg_mode
=&arm11_sim_set_reg
;
1038 sim
.get_cpsr
=&arm11_sim_get_cpsr
;
1039 sim
.get_mode
=&arm11_sim_get_mode
;
1040 sim
.get_state
=&arm11_sim_get_state
;
1041 sim
.set_state
=&arm11_sim_set_state
;
1043 return arm_simulate_step_core(target
, dry_run_pc
, &sim
);
1047 int arm11_step(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
)
1051 LOG_DEBUG("target->state: %s",
1052 target_state_name(target
));
1054 if (target
->state
!= TARGET_HALTED
)
1056 LOG_WARNING("target was not halted");
1057 return ERROR_TARGET_NOT_HALTED
;
1060 arm11_common_t
* arm11
= target
->arch_info
;
1065 LOG_DEBUG("STEP PC %08" PRIx32
"%s", R(PC
), !current
? "!" : "");
1068 /** \todo TODO: Thumb not supported here */
1070 uint32_t next_instruction
;
1072 CHECK_RETVAL(arm11_read_memory_word(arm11
, R(PC
), &next_instruction
));
1074 /* skip over BKPT */
1075 if ((next_instruction
& 0xFFF00070) == 0xe1200070)
1078 arm11
->reg_list
[ARM11_RC_PC
].valid
= 1;
1079 arm11
->reg_list
[ARM11_RC_PC
].dirty
= 0;
1080 LOG_DEBUG("Skipping BKPT");
1082 /* skip over Wait for interrupt / Standby */
1083 /* mcr 15, 0, r?, cr7, cr0, {4} */
1084 else if ((next_instruction
& 0xFFFF0FFF) == 0xee070f90)
1087 arm11
->reg_list
[ARM11_RC_PC
].valid
= 1;
1088 arm11
->reg_list
[ARM11_RC_PC
].dirty
= 0;
1089 LOG_DEBUG("Skipping WFI");
1091 /* ignore B to self */
1092 else if ((next_instruction
& 0xFEFFFFFF) == 0xeafffffe)
1094 LOG_DEBUG("Not stepping jump to self");
1098 /** \todo TODO: check if break-/watchpoints make any sense at all in combination
1101 /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively
1102 * the VCR might be something worth looking into. */
1105 /* Set up breakpoint for stepping */
1107 arm11_sc7_action_t brp
[2];
1110 brp
[0].address
= ARM11_SC7_BVR0
;
1112 brp
[1].address
= ARM11_SC7_BCR0
;
1114 if (arm11_config_hardware_step
)
1116 /* hardware single stepping be used if possible or is it better to
1117 * always use the same code path? Hardware single stepping is not supported
1120 brp
[0].value
= R(PC
);
1121 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (2 << 21);
1124 /* sets a breakpoint on the next PC(calculated by simulation),
1128 retval
= arm11_simulate_step(target
, &next_pc
);
1129 if (retval
!= ERROR_OK
)
1132 brp
[0].value
= next_pc
;
1133 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
1136 CHECK_RETVAL(arm11_sc7_run(arm11
, brp
, asizeof(brp
)));
1141 if (arm11_config_step_irq_enable
)
1142 R(DSCR
) &= ~ARM11_DSCR_INTERRUPTS_DISABLE
; /* should be redundant */
1144 R(DSCR
) |= ARM11_DSCR_INTERRUPTS_DISABLE
;
1147 CHECK_RETVAL(arm11_leave_debug_state(arm11
));
1149 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_IDLE
);
1151 CHECK_RETVAL(jtag_execute_queue());
1159 CHECK_RETVAL(arm11_read_DSCR(arm11
, &dscr
));
1161 LOG_DEBUG("DSCR %08" PRIx32
"e", dscr
);
1163 if ((dscr
& (ARM11_DSCR_CORE_RESTARTED
| ARM11_DSCR_CORE_HALTED
)) ==
1164 (ARM11_DSCR_CORE_RESTARTED
| ARM11_DSCR_CORE_HALTED
))
1170 then
= timeval_ms();
1174 if ((timeval_ms()-then
) > 1000)
1176 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
1183 /* clear breakpoint */
1184 arm11_sc7_clear_vbw(arm11
);
1187 CHECK_RETVAL(arm11_on_enter_debug_state(arm11
));
1189 /* restore default state */
1190 R(DSCR
) &= ~ARM11_DSCR_INTERRUPTS_DISABLE
;
1194 // target->state = TARGET_HALTED;
1195 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
1197 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_HALTED
));
1202 /* target reset control */
1203 int arm11_assert_reset(struct target_s
*target
)
1208 /* assert reset lines */
1209 /* resets only the DBGTAP, not the ARM */
1211 jtag_add_reset(1, 0);
1212 jtag_add_sleep(5000);
1214 arm11_common_t
* arm11
= target
->arch_info
;
1215 arm11
->trst_active
= true;
1218 if (target
->reset_halt
)
1220 CHECK_RETVAL(target_halt(target
));
1226 int arm11_deassert_reset(struct target_s
*target
)
1231 LOG_DEBUG("target->state: %s",
1232 target_state_name(target
));
1235 /* deassert reset lines */
1236 jtag_add_reset(0, 0);
1238 arm11_common_t
* arm11
= target
->arch_info
;
1239 arm11
->trst_active
= false;
1241 if (arm11
->halt_requested
)
1242 return arm11_halt(target
);
1248 int arm11_soft_reset_halt(struct target_s
*target
)
1250 FNC_INFO_NOTIMPLEMENTED
;
1255 /* target register access for gdb */
1256 int arm11_get_gdb_reg_list(struct target_s
*target
, struct reg_s
**reg_list
[], int *reg_list_size
)
1260 arm11_common_t
* arm11
= target
->arch_info
;
1262 *reg_list_size
= ARM11_GDB_REGISTER_COUNT
;
1263 *reg_list
= malloc(sizeof(reg_t
*) * ARM11_GDB_REGISTER_COUNT
);
1265 for (size_t i
= 16; i
< 24; i
++)
1267 (*reg_list
)[i
] = &arm11_gdb_dummy_fp_reg
;
1270 (*reg_list
)[24] = &arm11_gdb_dummy_fps_reg
;
1272 for (size_t i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
1274 if (arm11_reg_defs
[i
].gdb_num
== -1)
1277 (*reg_list
)[arm11_reg_defs
[i
].gdb_num
] = arm11
->reg_list
+ i
;
1283 /* target memory access
1284 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
1285 * count: number of items of <size>
1287 * arm11_config_memrw_no_increment - in the future we may want to be able
1288 * to read/write a range of data to a "port". a "port" is an action on
1289 * read memory address for some peripheral.
1291 int arm11_read_memory_inner(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
,
1292 bool arm11_config_memrw_no_increment
)
1294 /** \todo TODO: check if buffer cast to uint32_t* and uint16_t* might cause alignment problems */
1299 if (target
->state
!= TARGET_HALTED
)
1301 LOG_WARNING("target was not halted");
1302 return ERROR_TARGET_NOT_HALTED
;
1305 LOG_DEBUG("ADDR %08" PRIx32
" SIZE %08" PRIx32
" COUNT %08" PRIx32
"", address
, size
, count
);
1307 arm11_common_t
* arm11
= target
->arch_info
;
1309 retval
= arm11_run_instr_data_prepare(arm11
);
1310 if (retval
!= ERROR_OK
)
1313 /* MRC p14,0,r0,c0,c5,0 */
1314 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
1315 if (retval
!= ERROR_OK
)
1321 /** \todo TODO: check if dirty is the right choice to force a rewrite on arm11_resume() */
1322 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1324 for (size_t i
= 0; i
< count
; i
++)
1326 /* ldrb r1, [r0], #1 */
1328 arm11_run_instr_no_data1(arm11
,
1329 !arm11_config_memrw_no_increment
? 0xe4d01001 : 0xe5d01000);
1332 /* MCR p14,0,R1,c0,c5,0 */
1333 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
1342 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1344 for (size_t i
= 0; i
< count
; i
++)
1346 /* ldrh r1, [r0], #2 */
1347 arm11_run_instr_no_data1(arm11
,
1348 !arm11_config_memrw_no_increment
? 0xe0d010b2 : 0xe1d010b0);
1352 /* MCR p14,0,R1,c0,c5,0 */
1353 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
1355 uint16_t svalue
= res
;
1356 memcpy(buffer
+ i
* sizeof(uint16_t), &svalue
, sizeof(uint16_t));
1364 uint32_t instr
= !arm11_config_memrw_no_increment
? 0xecb05e01 : 0xed905e00;
1365 /** \todo TODO: buffer cast to uint32_t* causes alignment warnings */
1366 uint32_t *words
= (uint32_t *)buffer
;
1368 /* LDC p14,c5,[R0],#4 */
1369 /* LDC p14,c5,[R0] */
1370 arm11_run_instr_data_from_core(arm11
, instr
, words
, count
);
1375 return arm11_run_instr_data_finish(arm11
);
1378 int arm11_read_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
1380 return arm11_read_memory_inner(target
, address
, size
, count
, buffer
, false);
1384 * arm11_config_memrw_no_increment - in the future we may want to be able
1385 * to read/write a range of data to a "port". a "port" is an action on
1386 * read memory address for some peripheral.
1388 int arm11_write_memory_inner(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
,
1389 bool arm11_config_memrw_no_increment
)
1394 if (target
->state
!= TARGET_HALTED
)
1396 LOG_WARNING("target was not halted");
1397 return ERROR_TARGET_NOT_HALTED
;
1400 LOG_DEBUG("ADDR %08" PRIx32
" SIZE %08" PRIx32
" COUNT %08" PRIx32
"", address
, size
, count
);
1402 arm11_common_t
* arm11
= target
->arch_info
;
1404 retval
= arm11_run_instr_data_prepare(arm11
);
1405 if (retval
!= ERROR_OK
)
1408 /* MRC p14,0,r0,c0,c5,0 */
1409 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
1410 if (retval
!= ERROR_OK
)
1413 /* burst writes are not used for single words as those may well be
1414 * reset init script writes.
1416 * The other advantage is that as burst writes are default, we'll
1417 * now exercise both burst and non-burst code paths with the
1418 * default settings, increasing code coverage.
1420 bool burst
= arm11_config_memwrite_burst
&& (count
> 1);
1426 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1428 for (size_t i
= 0; i
< count
; i
++)
1430 /* MRC p14,0,r1,c0,c5,0 */
1431 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee101e15, *buffer
++);
1432 if (retval
!= ERROR_OK
)
1435 /* strb r1, [r0], #1 */
1437 retval
= arm11_run_instr_no_data1(arm11
,
1438 !arm11_config_memrw_no_increment
? 0xe4c01001 : 0xe5c01000);
1439 if (retval
!= ERROR_OK
)
1448 arm11
->reg_list
[ARM11_RC_R1
].dirty
= 1;
1450 for (size_t i
= 0; i
< count
; i
++)
1453 memcpy(&value
, buffer
+ i
* sizeof(uint16_t), sizeof(uint16_t));
1455 /* MRC p14,0,r1,c0,c5,0 */
1456 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee101e15, value
);
1457 if (retval
!= ERROR_OK
)
1460 /* strh r1, [r0], #2 */
1462 retval
= arm11_run_instr_no_data1(arm11
,
1463 !arm11_config_memrw_no_increment
? 0xe0c010b2 : 0xe1c010b0);
1464 if (retval
!= ERROR_OK
)
1472 uint32_t instr
= !arm11_config_memrw_no_increment
? 0xeca05e01 : 0xed805e00;
1474 /** \todo TODO: buffer cast to uint32_t* causes alignment warnings */
1475 uint32_t *words
= (uint32_t*)buffer
;
1479 /* STC p14,c5,[R0],#4 */
1480 /* STC p14,c5,[R0]*/
1481 retval
= arm11_run_instr_data_to_core(arm11
, instr
, words
, count
);
1482 if (retval
!= ERROR_OK
)
1487 /* STC p14,c5,[R0],#4 */
1488 /* STC p14,c5,[R0]*/
1489 retval
= arm11_run_instr_data_to_core_noack(arm11
, instr
, words
, count
);
1490 if (retval
!= ERROR_OK
)
1498 /* r0 verification */
1499 if (!arm11_config_memrw_no_increment
)
1503 /* MCR p14,0,R0,c0,c5,0 */
1504 retval
= arm11_run_instr_data_from_core(arm11
, 0xEE000E15, &r0
, 1);
1505 if (retval
!= ERROR_OK
)
1508 if (address
+ size
* count
!= r0
)
1510 LOG_ERROR("Data transfer failed. Expected end "
1511 "address 0x%08x, got 0x%08x",
1512 (unsigned) (address
+ size
* count
),
1516 LOG_ERROR("use 'arm11 memwrite burst disable' to disable fast burst mode");
1518 if (arm11_config_memwrite_error_fatal
)
1523 return arm11_run_instr_data_finish(arm11
);
1526 int arm11_write_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
1528 return arm11_write_memory_inner(target
, address
, size
, count
, buffer
, false);
1531 /* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
1532 int arm11_bulk_write_memory(struct target_s
*target
, uint32_t address
, uint32_t count
, uint8_t *buffer
)
1536 if (target
->state
!= TARGET_HALTED
)
1538 LOG_WARNING("target was not halted");
1539 return ERROR_TARGET_NOT_HALTED
;
1542 return arm11_write_memory(target
, address
, 4, count
, buffer
);
1545 /* here we have nothing target specific to contribute, so we fail and then the
1546 * fallback code will read data from the target and calculate the CRC on the
1549 int arm11_checksum_memory(struct target_s
*target
, uint32_t address
, uint32_t count
, uint32_t* checksum
)
1554 /* target break-/watchpoint control
1555 * rw: 0 = write, 1 = read, 2 = access
1557 int arm11_add_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
1561 arm11_common_t
* arm11
= target
->arch_info
;
1564 if (breakpoint
->type
== BKPT_SOFT
)
1566 LOG_INFO("sw breakpoint requested, but software breakpoints not enabled");
1567 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1571 if (!arm11
->free_brps
)
1573 LOG_DEBUG("no breakpoint unit available for hardware breakpoint");
1574 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1577 if (breakpoint
->length
!= 4)
1579 LOG_DEBUG("only breakpoints of four bytes length supported");
1580 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1588 int arm11_remove_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
1592 arm11_common_t
* arm11
= target
->arch_info
;
1599 int arm11_add_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
1601 FNC_INFO_NOTIMPLEMENTED
;
1606 int arm11_remove_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
1608 FNC_INFO_NOTIMPLEMENTED
;
1613 // HACKHACKHACK - FIXME mode/state
1614 /* target algorithm support */
1615 int arm11_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
,
1616 int num_reg_params
, reg_param_t
*reg_params
, uint32_t entry_point
, uint32_t exit_point
,
1617 int timeout_ms
, void *arch_info
)
1619 arm11_common_t
*arm11
= target
->arch_info
;
1620 // enum armv4_5_state core_state = arm11->core_state;
1621 // enum armv4_5_mode core_mode = arm11->core_mode;
1622 uint32_t context
[16];
1624 int exit_breakpoint_size
= 0;
1625 int retval
= ERROR_OK
;
1626 LOG_DEBUG("Running algorithm");
1629 if (target
->state
!= TARGET_HALTED
)
1631 LOG_WARNING("target not halted");
1632 return ERROR_TARGET_NOT_HALTED
;
1636 // if (armv4_5_mode_to_number(arm11->core_mode)==-1)
1637 // return ERROR_FAIL;
1640 for (size_t i
= 0; i
< 16; i
++)
1642 context
[i
] = buf_get_u32((uint8_t*)(&arm11
->reg_values
[i
]),0,32);
1643 LOG_DEBUG("Save %zi: 0x%" PRIx32
"",i
,context
[i
]);
1646 cpsr
= buf_get_u32((uint8_t*)(arm11
->reg_values
+ ARM11_RC_CPSR
),0,32);
1647 LOG_DEBUG("Save CPSR: 0x%" PRIx32
"", cpsr
);
1649 for (int i
= 0; i
< num_mem_params
; i
++)
1651 target_write_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
1654 // Set register parameters
1655 for (int i
= 0; i
< num_reg_params
; i
++)
1657 reg_t
*reg
= register_get_by_name(arm11
->core_cache
, reg_params
[i
].reg_name
, 0);
1660 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
1664 if (reg
->size
!= reg_params
[i
].size
)
1666 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
1669 arm11_set_reg(reg
,reg_params
[i
].value
);
1670 // printf("%i: Set %s =%08x\n", i, reg_params[i].reg_name,val);
1673 exit_breakpoint_size
= 4;
1675 /* arm11->core_state = arm11_algorithm_info->core_state;
1676 if (arm11->core_state == ARMV4_5_STATE_ARM)
1677 exit_breakpoint_size = 4;
1678 else if (arm11->core_state == ARMV4_5_STATE_THUMB)
1679 exit_breakpoint_size = 2;
1682 LOG_ERROR("BUG: can't execute algorithms when not in ARM or Thumb state");
1688 /* arm11 at this point only supports ARM not THUMB mode
1689 however if this test needs to be reactivated the current state can be read back
1692 if (arm11_algorithm_info
->core_mode
!= ARMV4_5_MODE_ANY
)
1694 LOG_DEBUG("setting core_mode: 0x%2.2x", arm11_algorithm_info
->core_mode
);
1695 buf_set_u32(arm11
->reg_list
[ARM11_RC_CPSR
].value
, 0, 5, arm11_algorithm_info
->core_mode
);
1696 arm11
->reg_list
[ARM11_RC_CPSR
].dirty
= 1;
1697 arm11
->reg_list
[ARM11_RC_CPSR
].valid
= 1;
1701 if ((retval
= breakpoint_add(target
, exit_point
, exit_breakpoint_size
, BKPT_HARD
)) != ERROR_OK
)
1703 LOG_ERROR("can't add breakpoint to finish algorithm execution");
1704 retval
= ERROR_TARGET_FAILURE
;
1708 // no debug, otherwise breakpoint is not set
1709 CHECK_RETVAL(target_resume(target
, 0, entry_point
, 1, 0));
1711 CHECK_RETVAL(target_wait_state(target
, TARGET_HALTED
, timeout_ms
));
1713 if (target
->state
!= TARGET_HALTED
)
1715 CHECK_RETVAL(target_halt(target
));
1717 CHECK_RETVAL(target_wait_state(target
, TARGET_HALTED
, 500));
1719 retval
= ERROR_TARGET_TIMEOUT
;
1721 goto del_breakpoint
;
1724 if (buf_get_u32(arm11
->reg_list
[15].value
, 0, 32) != exit_point
)
1726 LOG_WARNING("target reentered debug state, but not at the desired exit point: 0x%4.4" PRIx32
"",
1727 buf_get_u32(arm11
->reg_list
[15].value
, 0, 32));
1728 retval
= ERROR_TARGET_TIMEOUT
;
1729 goto del_breakpoint
;
1732 for (int i
= 0; i
< num_mem_params
; i
++)
1734 if (mem_params
[i
].direction
!= PARAM_OUT
)
1735 target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
1738 for (int i
= 0; i
< num_reg_params
; i
++)
1740 if (reg_params
[i
].direction
!= PARAM_OUT
)
1742 reg_t
*reg
= register_get_by_name(arm11
->core_cache
, reg_params
[i
].reg_name
, 0);
1745 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
1749 if (reg
->size
!= reg_params
[i
].size
)
1751 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
1755 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
1760 breakpoint_remove(target
, exit_point
);
1764 for (size_t i
= 0; i
< 16; i
++)
1766 LOG_DEBUG("restoring register %s with value 0x%8.8" PRIx32
"",
1767 arm11
->reg_list
[i
].name
, context
[i
]);
1768 arm11_set_reg(&arm11
->reg_list
[i
], (uint8_t*)&context
[i
]);
1770 LOG_DEBUG("restoring CPSR with value 0x%8.8" PRIx32
"", cpsr
);
1771 arm11_set_reg(&arm11
->reg_list
[ARM11_RC_CPSR
], (uint8_t*)&cpsr
);
1773 // arm11->core_state = core_state;
1774 // arm11->core_mode = core_mode;
1779 int arm11_target_create(struct target_s
*target
, Jim_Interp
*interp
)
1783 NEW(arm11_common_t
, arm11
, 1);
1785 arm11
->target
= target
;
1787 if (target
->tap
== NULL
)
1790 if (target
->tap
->ir_length
!= 5)
1792 LOG_ERROR("'target arm11' expects IR LENGTH = 5");
1793 return ERROR_COMMAND_SYNTAX_ERROR
;
1796 target
->arch_info
= arm11
;
1801 int arm11_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
1803 /* Initialize anything we can set up without talking to the target */
1804 return arm11_build_reg_cache(target
);
1807 /* talk to the target and set things up */
1808 int arm11_examine(struct target_s
*target
)
1812 arm11_common_t
* arm11
= target
->arch_info
;
1816 arm11_add_IR(arm11
, ARM11_IDCODE
, ARM11_TAP_DEFAULT
);
1818 scan_field_t idcode_field
;
1820 arm11_setup_field(arm11
, 32, NULL
, &arm11
->device_id
, &idcode_field
);
1822 arm11_add_dr_scan_vc(1, &idcode_field
, TAP_DRPAUSE
);
1826 arm11_add_debug_SCAN_N(arm11
, 0x00, ARM11_TAP_DEFAULT
);
1828 arm11_add_IR(arm11
, ARM11_INTEST
, ARM11_TAP_DEFAULT
);
1830 scan_field_t chain0_fields
[2];
1832 arm11_setup_field(arm11
, 32, NULL
, &arm11
->didr
, chain0_fields
+ 0);
1833 arm11_setup_field(arm11
, 8, NULL
, &arm11
->implementor
, chain0_fields
+ 1);
1835 arm11_add_dr_scan_vc(asizeof(chain0_fields
), chain0_fields
, TAP_IDLE
);
1837 CHECK_RETVAL(jtag_execute_queue());
1839 switch (arm11
->device_id
& 0x0FFFF000)
1841 case 0x07B36000: LOG_INFO("found ARM1136"); break;
1842 case 0x07B56000: LOG_INFO("found ARM1156"); break;
1843 case 0x07B76000: LOG_INFO("found ARM1176"); break;
1846 LOG_ERROR("'target arm11' expects IDCODE 0x*7B*7****");
1851 arm11
->debug_version
= (arm11
->didr
>> 16) & 0x0F;
1853 if (arm11
->debug_version
!= ARM11_DEBUG_V6
&&
1854 arm11
->debug_version
!= ARM11_DEBUG_V61
)
1856 LOG_ERROR("Only ARMv6 v6 and v6.1 architectures supported.");
1860 arm11
->brp
= ((arm11
->didr
>> 24) & 0x0F) + 1;
1861 arm11
->wrp
= ((arm11
->didr
>> 28) & 0x0F) + 1;
1863 /** \todo TODO: reserve one brp slot if we allow breakpoints during step */
1864 arm11
->free_brps
= arm11
->brp
;
1865 arm11
->free_wrps
= arm11
->wrp
;
1867 LOG_DEBUG("IDCODE %08" PRIx32
" IMPLEMENTOR %02x DIDR %08" PRIx32
"",
1869 (int)(arm11
->implementor
),
1872 /* as a side-effect this reads DSCR and thus
1873 * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag
1874 * as suggested by the spec.
1877 arm11_check_init(arm11
, NULL
);
1879 target_set_examined(target
);
1884 int arm11_quit(void)
1886 FNC_INFO_NOTIMPLEMENTED
;
1891 /** Load a register that is marked !valid in the register cache */
1892 int arm11_get_reg(reg_t
*reg
)
1896 target_t
* target
= ((arm11_reg_state_t
*)reg
->arch_info
)->target
;
1898 if (target
->state
!= TARGET_HALTED
)
1900 LOG_WARNING("target was not halted");
1901 return ERROR_TARGET_NOT_HALTED
;
1904 /** \todo TODO: Check this. We assume that all registers are fetched at debug entry. */
1907 arm11_common_t
*arm11
= target
->arch_info
;
1908 const arm11_reg_defs_t
* arm11_reg_info
= arm11_reg_defs
+ ((arm11_reg_state_t
*)reg
->arch_info
)->def_index
;
1914 /** Change a value in the register cache */
1915 int arm11_set_reg(reg_t
*reg
, uint8_t *buf
)
1919 target_t
* target
= ((arm11_reg_state_t
*)reg
->arch_info
)->target
;
1920 arm11_common_t
*arm11
= target
->arch_info
;
1921 // const arm11_reg_defs_t * arm11_reg_info = arm11_reg_defs + ((arm11_reg_state_t *)reg->arch_info)->def_index;
1923 arm11
->reg_values
[((arm11_reg_state_t
*)reg
->arch_info
)->def_index
] = buf_get_u32(buf
, 0, 32);
1930 int arm11_build_reg_cache(target_t
*target
)
1932 arm11_common_t
*arm11
= target
->arch_info
;
1934 NEW(reg_cache_t
, cache
, 1);
1935 NEW(reg_t
, reg_list
, ARM11_REGCACHE_COUNT
);
1936 NEW(arm11_reg_state_t
, arm11_reg_states
, ARM11_REGCACHE_COUNT
);
1938 if (arm11_regs_arch_type
== -1)
1939 arm11_regs_arch_type
= register_reg_arch_type(arm11_get_reg
, arm11_set_reg
);
1941 register_init_dummy(&arm11_gdb_dummy_fp_reg
);
1942 register_init_dummy(&arm11_gdb_dummy_fps_reg
);
1944 arm11
->reg_list
= reg_list
;
1946 /* Build the process context cache */
1947 cache
->name
= "arm11 registers";
1949 cache
->reg_list
= reg_list
;
1950 cache
->num_regs
= ARM11_REGCACHE_COUNT
;
1952 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
1955 arm11
->core_cache
= cache
;
1956 // armv7m->process_context = cache;
1960 /* Not very elegant assertion */
1961 if (ARM11_REGCACHE_COUNT
!= asizeof(arm11
->reg_values
) ||
1962 ARM11_REGCACHE_COUNT
!= asizeof(arm11_reg_defs
) ||
1963 ARM11_REGCACHE_COUNT
!= ARM11_RC_MAX
)
1965 LOG_ERROR("BUG: arm11->reg_values inconsistent (%d " ZU
" " ZU
" %d)", ARM11_REGCACHE_COUNT
, asizeof(arm11
->reg_values
), asizeof(arm11_reg_defs
), ARM11_RC_MAX
);
1969 for (i
= 0; i
< ARM11_REGCACHE_COUNT
; i
++)
1971 reg_t
* r
= reg_list
+ i
;
1972 const arm11_reg_defs_t
* rd
= arm11_reg_defs
+ i
;
1973 arm11_reg_state_t
* rs
= arm11_reg_states
+ i
;
1977 r
->value
= (uint8_t *)(arm11
->reg_values
+ i
);
1980 r
->bitfield_desc
= NULL
;
1981 r
->num_bitfields
= 0;
1982 r
->arch_type
= arm11_regs_arch_type
;
1986 rs
->target
= target
;
1992 int arm11_handle_bool(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, bool * var
, char * name
)
1996 LOG_INFO("%s is %s.", name
, *var
? "enabled" : "disabled");
2001 return ERROR_COMMAND_SYNTAX_ERROR
;
2006 case 'f': /* false */
2008 case 'd': /* disable */
2014 case 't': /* true */
2016 case 'e': /* enable */
2022 LOG_INFO("%s %s.", *var
? "Enabled" : "Disabled", name
);
2027 #define BOOL_WRAPPER(name, print_name) \
2028 int arm11_handle_bool_##name(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc) \
2030 return arm11_handle_bool(cmd_ctx, cmd, args, argc, &arm11_config_##name, print_name); \
2033 BOOL_WRAPPER(memwrite_burst
, "memory write burst mode")
2034 BOOL_WRAPPER(memwrite_error_fatal
, "fatal error mode for memory writes")
2035 BOOL_WRAPPER(step_irq_enable
, "IRQs while stepping")
2036 BOOL_WRAPPER(hardware_step
, "hardware single step")
2038 int arm11_handle_vcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
2042 arm11_vcr
= strtoul(args
[0], NULL
, 0);
2046 return ERROR_COMMAND_SYNTAX_ERROR
;
2049 LOG_INFO("VCR 0x%08" PRIx32
"", arm11_vcr
);
2053 const uint32_t arm11_coproc_instruction_limits
[] =
2055 15, /* coprocessor */
2060 0xFFFFFFFF, /* value */
2063 arm11_common_t
* arm11_find_target(const char * arg
)
2068 tap
= jtag_tap_by_string(arg
);
2073 for (t
= all_targets
; t
; t
= t
->next
)
2078 /* if (t->type == arm11_target) */
2079 if (0 == strcmp(target_get_name(t
), "arm11"))
2080 return t
->arch_info
;
2086 int arm11_handle_mrc_mcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
, bool read
)
2090 if (argc
!= (read
? 6 : 7))
2092 LOG_ERROR("Invalid number of arguments.");
2093 return ERROR_COMMAND_SYNTAX_ERROR
;
2096 arm11_common_t
* arm11
= arm11_find_target(args
[0]);
2100 LOG_ERROR("Parameter 1 is not a the JTAG chain position of an ARM11 device.");
2101 return ERROR_COMMAND_SYNTAX_ERROR
;
2104 if (arm11
->target
->state
!= TARGET_HALTED
)
2106 LOG_WARNING("target was not halted");
2107 return ERROR_TARGET_NOT_HALTED
;
2112 for (size_t i
= 0; i
< (read
? 5 : 6); i
++)
2114 values
[i
] = strtoul(args
[i
+ 1], NULL
, 0);
2116 if (values
[i
] > arm11_coproc_instruction_limits
[i
])
2118 LOG_ERROR("Parameter %ld out of bounds (%" PRId32
" max).",
2120 arm11_coproc_instruction_limits
[i
]);
2121 return ERROR_COMMAND_SYNTAX_ERROR
;
2125 uint32_t instr
= 0xEE000010 |
2133 instr
|= 0x00100000;
2135 retval
= arm11_run_instr_data_prepare(arm11
);
2136 if (retval
!= ERROR_OK
)
2142 retval
= arm11_run_instr_data_from_core_via_r0(arm11
, instr
, &result
);
2143 if (retval
!= ERROR_OK
)
2146 LOG_INFO("MRC p%d, %d, R0, c%d, c%d, %d = 0x%08" PRIx32
" (%" PRId32
")",
2151 (int)(values
[4]), result
, result
);
2155 retval
= arm11_run_instr_data_to_core_via_r0(arm11
, instr
, values
[5]);
2156 if (retval
!= ERROR_OK
)
2159 LOG_INFO("MRC p%d, %d, R0 (#0x%08" PRIx32
"), c%d, c%d, %d",
2160 (int)(values
[0]), (int)(values
[1]),
2162 (int)(values
[2]), (int)(values
[3]), (int)(values
[4]));
2165 return arm11_run_instr_data_finish(arm11
);
2168 int arm11_handle_mrc(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
2170 return arm11_handle_mrc_mcr(cmd_ctx
, cmd
, args
, argc
, true);
2173 int arm11_handle_mcr(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
2175 return arm11_handle_mrc_mcr(cmd_ctx
, cmd
, args
, argc
, false);
2178 int arm11_register_commands(struct command_context_s
*cmd_ctx
)
2182 command_t
*top_cmd
, *mw_cmd
;
2184 top_cmd
= register_command(cmd_ctx
, NULL
, "arm11",
2185 NULL
, COMMAND_ANY
, NULL
);
2187 /* "hardware_step" is only here to check if the default
2188 * simulate + breakpoint implementation is broken.
2189 * TEMPORARY! NOT DOCUMENTED!
2191 register_command(cmd_ctx
, top_cmd
, "hardware_step",
2192 arm11_handle_bool_hardware_step
, COMMAND_ANY
,
2193 "DEBUG ONLY - Hardware single stepping"
2194 " (default: disabled)");
2196 register_command(cmd_ctx
, top_cmd
, "mcr",
2197 arm11_handle_mcr
, COMMAND_ANY
,
2198 "Write Coprocessor register. mcr <jtag_target> <coprocessor> <opcode 1> <CRn> <CRm> <opcode 2> <32bit value to write>. All parameters are numbers only.");
2200 mw_cmd
= register_command(cmd_ctx
, top_cmd
, "memwrite",
2201 NULL
, COMMAND_ANY
, NULL
);
2202 register_command(cmd_ctx
, mw_cmd
, "burst",
2203 arm11_handle_bool_memwrite_burst
, COMMAND_ANY
,
2204 "Enable/Disable non-standard but fast burst mode"
2205 " (default: enabled)");
2206 register_command(cmd_ctx
, mw_cmd
, "error_fatal",
2207 arm11_handle_bool_memwrite_error_fatal
, COMMAND_ANY
,
2208 "Terminate program if transfer error was found"
2209 " (default: enabled)");
2211 register_command(cmd_ctx
, top_cmd
, "mrc",
2212 arm11_handle_mrc
, COMMAND_ANY
,
2213 "Read Coprocessor register. mrc <jtag_target> <coprocessor> <opcode 1> <CRn> <CRm> <opcode 2>. All parameters are numbers only.");
2214 register_command(cmd_ctx
, top_cmd
, "step_irq_enable",
2215 arm11_handle_bool_step_irq_enable
, COMMAND_ANY
,
2216 "Enable interrupts while stepping"
2217 " (default: disabled)");
2218 register_command(cmd_ctx
, top_cmd
, "vcr",
2219 arm11_handle_vcr
, COMMAND_ANY
,
2220 "Control (Interrupt) Vector Catch Register");
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)