1 /***************************************************************************
2 * Copyright (C) 2008 digenius technology GmbH. *
5 * Copyright (C) 2008,2009 Oyvind Harboe oyvind.harboe@zylin.com *
7 * Copyright (C) 2008 Georg Acher <acher@in.tum.de> *
9 * This program is free software; you can redistribute it and/or modify *
10 * it under the terms of the GNU General Public License as published by *
11 * the Free Software Foundation; either version 2 of the License, or *
12 * (at your option) any later version. *
14 * This program is distributed in the hope that it will be useful, *
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
17 * GNU General Public License for more details. *
19 * You should have received a copy of the GNU General Public License *
20 * along with this program; if not, write to the *
21 * Free Software Foundation, Inc., *
22 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
23 ***************************************************************************/
30 #include "breakpoints.h"
31 #include "arm11_dbgtap.h"
32 #include "arm_simulator.h"
33 #include <helper/time_support.h>
34 #include "target_type.h"
35 #include "algorithm.h"
40 #define _DEBUG_INSTRUCTION_EXECUTION_
44 /* FIXME none of these flags should be global to all ARM11 cores!
45 * Most of them shouldn't exist at all, once the code works...
47 static bool arm11_config_memwrite_burst
= true;
48 static bool arm11_config_memwrite_error_fatal
= true;
49 static uint32_t arm11_vcr
= 0;
50 static bool arm11_config_step_irq_enable
= false;
51 static bool arm11_config_hardware_step
= false;
53 static int arm11_step(struct target
*target
, int current
,
54 uint32_t address
, int handle_breakpoints
);
57 /** Check and if necessary take control of the system
59 * \param arm11 Target state variable.
61 static int arm11_check_init(struct arm11_common
*arm11
)
63 CHECK_RETVAL(arm11_read_DSCR(arm11
));
64 LOG_DEBUG("DSCR %08x", (unsigned) arm11
->dscr
);
66 if (!(arm11
->dscr
& DSCR_HALT_DBG_MODE
))
68 LOG_DEBUG("Bringing target into debug mode");
70 arm11
->dscr
|= DSCR_HALT_DBG_MODE
;
71 arm11_write_DSCR(arm11
, arm11
->dscr
);
73 /* add further reset initialization here */
75 arm11
->simulate_reset_on_next_halt
= true;
77 if (arm11
->dscr
& DSCR_CORE_HALTED
)
79 /** \todo TODO: this needs further scrutiny because
80 * arm11_debug_entry() never gets called. (WHY NOT?)
81 * As a result we don't read the actual register states from
85 arm11
->arm
.target
->state
= TARGET_HALTED
;
86 arm_dpm_report_dscr(arm11
->arm
.dpm
, arm11
->dscr
);
90 arm11
->arm
.target
->state
= TARGET_RUNNING
;
91 arm11
->arm
.target
->debug_reason
= DBG_REASON_NOTHALTED
;
94 arm11_sc7_clear_vbw(arm11
);
101 * Save processor state. This is called after a HALT instruction
102 * succeeds, and on other occasions the processor enters debug mode
103 * (breakpoint, watchpoint, etc). Caller has updated arm11->dscr.
105 static int arm11_debug_entry(struct arm11_common
*arm11
)
109 arm11
->arm
.target
->state
= TARGET_HALTED
;
110 arm_dpm_report_dscr(arm11
->arm
.dpm
, arm11
->dscr
);
112 /* REVISIT entire cache should already be invalid !!! */
113 register_cache_invalidate(arm11
->arm
.core_cache
);
115 /* See e.g. ARM1136 TRM, "14.8.4 Entering Debug state" */
117 /* maybe save wDTR (pending DCC write to debug SW, e.g. libdcc) */
118 arm11
->is_wdtr_saved
= !!(arm11
->dscr
& DSCR_DTR_TX_FULL
);
119 if (arm11
->is_wdtr_saved
)
121 arm11_add_debug_SCAN_N(arm11
, 0x05, ARM11_TAP_DEFAULT
);
123 arm11_add_IR(arm11
, ARM11_INTEST
, ARM11_TAP_DEFAULT
);
125 struct scan_field chain5_fields
[3];
127 arm11_setup_field(arm11
, 32, NULL
,
128 &arm11
->saved_wdtr
, chain5_fields
+ 0);
129 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 1);
130 arm11_setup_field(arm11
, 1, NULL
, NULL
, chain5_fields
+ 2);
132 arm11_add_dr_scan_vc(ARRAY_SIZE(chain5_fields
), chain5_fields
, TAP_DRPAUSE
);
136 /* DSCR: set the Execute ARM instruction enable bit.
138 * ARM1176 spec says this is needed only for wDTR/rDTR's "ITR mode",
139 * but not to issue ITRs(?). The ARMv7 arch spec says it's required
140 * for executing instructions via ITR.
142 arm11_write_DSCR(arm11
, DSCR_ITR_EN
| arm11
->dscr
);
146 Before executing any instruction in debug state you have to drain the write buffer.
147 This ensures that no imprecise Data Aborts can return at a later point:*/
149 /** \todo TODO: Test drain write buffer. */
154 /* MRC p14,0,R0,c5,c10,0 */
155 // arm11_run_instr_no_data1(arm11, /*0xee150e1a*/0xe320f000);
157 /* mcr 15, 0, r0, cr7, cr10, {4} */
158 arm11_run_instr_no_data1(arm11
, 0xee070f9a);
160 uint32_t dscr
= arm11_read_DSCR(arm11
);
162 LOG_DEBUG("DRAIN, DSCR %08x", dscr
);
164 if (dscr
& ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT
)
166 arm11_run_instr_no_data1(arm11
, 0xe320f000);
168 dscr
= arm11_read_DSCR(arm11
);
170 LOG_DEBUG("DRAIN, DSCR %08x (DONE)", dscr
);
179 * NOTE: ARM1136 TRM suggests saving just R0 here now, then
180 * CPSR and PC after the rDTR stuff. We do it all at once.
182 retval
= arm_dpm_read_current_registers(&arm11
->dpm
);
183 if (retval
!= ERROR_OK
)
184 LOG_ERROR("DPM REG READ -- fail %d", retval
);
186 retval
= arm11_run_instr_data_prepare(arm11
);
187 if (retval
!= ERROR_OK
)
190 /* maybe save rDTR (pending DCC read from debug SW, e.g. libdcc) */
191 arm11
->is_rdtr_saved
= !!(arm11
->dscr
& DSCR_DTR_RX_FULL
);
192 if (arm11
->is_rdtr_saved
)
194 /* MRC p14,0,R0,c0,c5,0 (move rDTR -> r0 (-> wDTR -> local var)) */
195 retval
= arm11_run_instr_data_from_core_via_r0(arm11
,
196 0xEE100E15, &arm11
->saved_rdtr
);
197 if (retval
!= ERROR_OK
)
201 /* REVISIT Now that we've saved core state, there's may also
202 * be MMU and cache state to care about ...
205 if (arm11
->simulate_reset_on_next_halt
)
207 arm11
->simulate_reset_on_next_halt
= false;
209 LOG_DEBUG("Reset c1 Control Register");
211 /* Write 0 (reset value) to Control register 0 to disable MMU/Cache etc. */
213 /* MCR p15,0,R0,c1,c0,0 */
214 retval
= arm11_run_instr_data_to_core_via_r0(arm11
, 0xee010f10, 0);
215 if (retval
!= ERROR_OK
)
220 retval
= arm11_run_instr_data_finish(arm11
);
221 if (retval
!= ERROR_OK
)
228 * Restore processor state. This is called in preparation for
229 * the RESTART function.
231 static int arm11_leave_debug_state(struct arm11_common
*arm11
, bool bpwp
)
235 /* See e.g. ARM1136 TRM, "14.8.5 Leaving Debug state" */
237 /* NOTE: the ARM1136 TRM suggests restoring all registers
238 * except R0/PC/CPSR right now. Instead, we do them all
239 * at once, just a bit later on.
242 /* REVISIT once we start caring about MMU and cache state,
243 * address it here ...
246 /* spec says clear wDTR and rDTR; we assume they are clear as
247 otherwise our programming would be sloppy */
249 CHECK_RETVAL(arm11_read_DSCR(arm11
));
251 if (arm11
->dscr
& (DSCR_DTR_RX_FULL
| DSCR_DTR_TX_FULL
))
254 The wDTR/rDTR two registers that are used to send/receive data to/from
255 the core in tandem with corresponding instruction codes that are
256 written into the core. The RDTR FULL/WDTR FULL flag indicates that the
257 registers hold data that was written by one side (CPU or JTAG) and not
258 read out by the other side.
260 LOG_ERROR("wDTR/rDTR inconsistent (DSCR %08x)",
261 (unsigned) arm11
->dscr
);
266 /* maybe restore original wDTR */
267 if (arm11
->is_wdtr_saved
)
269 retval
= arm11_run_instr_data_prepare(arm11
);
270 if (retval
!= ERROR_OK
)
273 /* MCR p14,0,R0,c0,c5,0 */
274 retval
= arm11_run_instr_data_to_core_via_r0(arm11
,
275 0xee000e15, arm11
->saved_wdtr
);
276 if (retval
!= ERROR_OK
)
279 retval
= arm11_run_instr_data_finish(arm11
);
280 if (retval
!= ERROR_OK
)
284 /* restore CPSR, PC, and R0 ... after flushing any modified
287 retval
= arm_dpm_write_dirty_registers(&arm11
->dpm
, bpwp
);
289 register_cache_invalidate(arm11
->arm
.core_cache
);
292 arm11_write_DSCR(arm11
, arm11
->dscr
);
294 /* maybe restore rDTR */
295 if (arm11
->is_rdtr_saved
)
297 arm11_add_debug_SCAN_N(arm11
, 0x05, ARM11_TAP_DEFAULT
);
299 arm11_add_IR(arm11
, ARM11_EXTEST
, ARM11_TAP_DEFAULT
);
301 struct scan_field chain5_fields
[3];
303 uint8_t Ready
= 0; /* ignored */
304 uint8_t Valid
= 0; /* ignored */
306 arm11_setup_field(arm11
, 32, &arm11
->saved_rdtr
,
307 NULL
, chain5_fields
+ 0);
308 arm11_setup_field(arm11
, 1, &Ready
, NULL
, chain5_fields
+ 1);
309 arm11_setup_field(arm11
, 1, &Valid
, NULL
, chain5_fields
+ 2);
311 arm11_add_dr_scan_vc(ARRAY_SIZE(chain5_fields
), chain5_fields
, TAP_DRPAUSE
);
314 /* now processor is ready to RESTART */
319 /* poll current target status */
320 static int arm11_poll(struct target
*target
)
323 struct arm11_common
*arm11
= target_to_arm11(target
);
325 CHECK_RETVAL(arm11_check_init(arm11
));
327 if (arm11
->dscr
& DSCR_CORE_HALTED
)
329 if (target
->state
!= TARGET_HALTED
)
331 enum target_state old_state
= target
->state
;
333 LOG_DEBUG("enter TARGET_HALTED");
334 retval
= arm11_debug_entry(arm11
);
335 if (retval
!= ERROR_OK
)
338 target_call_event_callbacks(target
,
339 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
);
344 if (target
->state
!= TARGET_RUNNING
&& target
->state
!= TARGET_DEBUG_RUNNING
)
346 LOG_DEBUG("enter TARGET_RUNNING");
347 target
->state
= TARGET_RUNNING
;
348 target
->debug_reason
= DBG_REASON_NOTHALTED
;
354 /* architecture specific status reply */
355 static int arm11_arch_state(struct target
*target
)
359 retval
= armv4_5_arch_state(target
);
361 /* REVISIT also display ARM11-specific MMU and cache status ... */
366 /* target request support */
367 static int arm11_target_request_data(struct target
*target
,
368 uint32_t size
, uint8_t *buffer
)
370 LOG_WARNING("Not implemented: %s", __func__
);
375 /* target execution control */
376 static int arm11_halt(struct target
*target
)
378 struct arm11_common
*arm11
= target_to_arm11(target
);
380 LOG_DEBUG("target->state: %s",
381 target_state_name(target
));
383 if (target
->state
== TARGET_UNKNOWN
)
385 arm11
->simulate_reset_on_next_halt
= true;
388 if (target
->state
== TARGET_HALTED
)
390 LOG_DEBUG("target was already halted");
394 arm11_add_IR(arm11
, ARM11_HALT
, TAP_IDLE
);
396 CHECK_RETVAL(jtag_execute_queue());
402 CHECK_RETVAL(arm11_read_DSCR(arm11
));
404 if (arm11
->dscr
& DSCR_CORE_HALTED
)
415 if ((timeval_ms()-then
) > 1000)
417 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
424 enum target_state old_state
= target
->state
;
426 arm11_debug_entry(arm11
);
429 target_call_event_callbacks(target
,
430 old_state
== TARGET_DEBUG_RUNNING
? TARGET_EVENT_DEBUG_HALTED
: TARGET_EVENT_HALTED
));
436 arm11_nextpc(struct arm11_common
*arm11
, int current
, uint32_t address
)
438 void *value
= arm11
->arm
.core_cache
->reg_list
[15].value
;
441 buf_set_u32(value
, 0, 32, address
);
443 address
= buf_get_u32(value
, 0, 32);
448 static int arm11_resume(struct target
*target
, int current
,
449 uint32_t address
, int handle_breakpoints
, int debug_execution
)
451 // LOG_DEBUG("current %d address %08x handle_breakpoints %d debug_execution %d",
452 // current, address, handle_breakpoints, debug_execution);
454 struct arm11_common
*arm11
= target_to_arm11(target
);
456 LOG_DEBUG("target->state: %s",
457 target_state_name(target
));
460 if (target
->state
!= TARGET_HALTED
)
462 LOG_ERROR("Target not halted");
463 return ERROR_TARGET_NOT_HALTED
;
466 address
= arm11_nextpc(arm11
, current
, address
);
468 LOG_DEBUG("RESUME PC %08" PRIx32
"%s", address
, !current
? "!" : "");
470 /* clear breakpoints/watchpoints and VCR*/
471 arm11_sc7_clear_vbw(arm11
);
473 if (!debug_execution
)
474 target_free_all_working_areas(target
);
476 /* Set up breakpoints */
477 if (handle_breakpoints
)
479 /* check if one matches PC and step over it if necessary */
481 struct breakpoint
* bp
;
483 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
485 if (bp
->address
== address
)
487 LOG_DEBUG("must step over %08" PRIx32
"", bp
->address
);
488 arm11_step(target
, 1, 0, 0);
493 /* set all breakpoints */
495 unsigned brp_num
= 0;
497 for (bp
= target
->breakpoints
; bp
; bp
= bp
->next
)
499 struct arm11_sc7_action brp
[2];
502 brp
[0].address
= ARM11_SC7_BVR0
+ brp_num
;
503 brp
[0].value
= bp
->address
;
505 brp
[1].address
= ARM11_SC7_BCR0
+ brp_num
;
506 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5) | (0 << 14) | (0 << 16) | (0 << 20) | (0 << 21);
508 arm11_sc7_run(arm11
, brp
, ARRAY_SIZE(brp
));
510 LOG_DEBUG("Add BP %d at %08" PRIx32
, brp_num
,
517 arm11_sc7_set_vcr(arm11
, arm11_vcr
);
520 arm11_leave_debug_state(arm11
, handle_breakpoints
);
522 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_IDLE
);
524 CHECK_RETVAL(jtag_execute_queue());
529 CHECK_RETVAL(arm11_read_DSCR(arm11
));
531 LOG_DEBUG("DSCR %08x", (unsigned) arm11
->dscr
);
533 if (arm11
->dscr
& DSCR_CORE_RESTARTED
)
544 if ((timeval_ms()-then
) > 1000)
546 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
553 target
->debug_reason
= DBG_REASON_NOTHALTED
;
554 if (!debug_execution
)
555 target
->state
= TARGET_RUNNING
;
557 target
->state
= TARGET_DEBUG_RUNNING
;
558 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
));
563 static int arm11_step(struct target
*target
, int current
,
564 uint32_t address
, int handle_breakpoints
)
566 LOG_DEBUG("target->state: %s",
567 target_state_name(target
));
569 if (target
->state
!= TARGET_HALTED
)
571 LOG_WARNING("target was not halted");
572 return ERROR_TARGET_NOT_HALTED
;
575 struct arm11_common
*arm11
= target_to_arm11(target
);
577 address
= arm11_nextpc(arm11
, current
, address
);
579 LOG_DEBUG("STEP PC %08" PRIx32
"%s", address
, !current
? "!" : "");
582 /** \todo TODO: Thumb not supported here */
584 uint32_t next_instruction
;
586 CHECK_RETVAL(arm11_read_memory_word(arm11
, address
, &next_instruction
));
589 if ((next_instruction
& 0xFFF00070) == 0xe1200070)
591 address
= arm11_nextpc(arm11
, 0, address
+ 4);
592 LOG_DEBUG("Skipping BKPT");
594 /* skip over Wait for interrupt / Standby */
595 /* mcr 15, 0, r?, cr7, cr0, {4} */
596 else if ((next_instruction
& 0xFFFF0FFF) == 0xee070f90)
598 address
= arm11_nextpc(arm11
, 0, address
+ 4);
599 LOG_DEBUG("Skipping WFI");
601 /* ignore B to self */
602 else if ((next_instruction
& 0xFEFFFFFF) == 0xeafffffe)
604 LOG_DEBUG("Not stepping jump to self");
608 /** \todo TODO: check if break-/watchpoints make any sense at all in combination
611 /** \todo TODO: check if disabling IRQs might be a good idea here. Alternatively
612 * the VCR might be something worth looking into. */
615 /* Set up breakpoint for stepping */
617 struct arm11_sc7_action brp
[2];
620 brp
[0].address
= ARM11_SC7_BVR0
;
622 brp
[1].address
= ARM11_SC7_BCR0
;
624 if (arm11_config_hardware_step
)
626 /* Hardware single stepping ("instruction address
627 * mismatch") is used if enabled. It's not quite
628 * exactly "run one instruction"; "branch to here"
629 * loops won't break, neither will some other cases,
630 * but it's probably the best default.
632 * Hardware single stepping isn't supported on v6
633 * debug modules. ARM1176 and v7 can support it...
635 * FIXME Thumb stepping likely needs to use 0x03
636 * or 0xc0 byte masks, not 0x0f.
638 brp
[0].value
= address
;
639 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5)
640 | (0 << 14) | (0 << 16) | (0 << 20)
644 /* Sets a breakpoint on the next PC, as calculated
645 * by instruction set simulation.
647 * REVISIT stepping Thumb on ARM1156 requires Thumb2
648 * support from the simulator.
653 retval
= arm_simulate_step(target
, &next_pc
);
654 if (retval
!= ERROR_OK
)
657 brp
[0].value
= next_pc
;
658 brp
[1].value
= 0x1 | (3 << 1) | (0x0F << 5)
659 | (0 << 14) | (0 << 16) | (0 << 20)
663 CHECK_RETVAL(arm11_sc7_run(arm11
, brp
, ARRAY_SIZE(brp
)));
668 if (arm11_config_step_irq_enable
)
669 /* this disable should be redundant ... */
670 arm11
->dscr
&= ~DSCR_INT_DIS
;
672 arm11
->dscr
|= DSCR_INT_DIS
;
675 CHECK_RETVAL(arm11_leave_debug_state(arm11
, handle_breakpoints
));
677 arm11_add_IR(arm11
, ARM11_RESTART
, TAP_IDLE
);
679 CHECK_RETVAL(jtag_execute_queue());
686 const uint32_t mask
= DSCR_CORE_RESTARTED
689 CHECK_RETVAL(arm11_read_DSCR(arm11
));
690 LOG_DEBUG("DSCR %08x e", (unsigned) arm11
->dscr
);
692 if ((arm11
->dscr
& mask
) == mask
)
702 if ((timeval_ms()-then
) > 1000)
704 LOG_WARNING("Timeout (1000ms) waiting for instructions to complete");
711 /* clear breakpoint */
712 arm11_sc7_clear_vbw(arm11
);
715 CHECK_RETVAL(arm11_debug_entry(arm11
));
717 /* restore default state */
718 arm11
->dscr
&= ~DSCR_INT_DIS
;
722 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
724 CHECK_RETVAL(target_call_event_callbacks(target
, TARGET_EVENT_HALTED
));
729 static int arm11_assert_reset(struct target
*target
)
732 struct arm11_common
*arm11
= target_to_arm11(target
);
734 retval
= arm11_check_init(arm11
);
735 if (retval
!= ERROR_OK
)
738 target
->state
= TARGET_UNKNOWN
;
740 /* we would very much like to reset into the halted, state,
741 * but resetting and halting is second best... */
742 if (target
->reset_halt
)
744 CHECK_RETVAL(target_halt(target
));
748 /* srst is funny. We can not do *anything* else while it's asserted
749 * and it has unkonwn side effects. Make sure no other code runs
752 * Code below assumes srst:
754 * - Causes power-on-reset (but of what parts of the system?). Bug
757 * - Messes us TAP state without asserting trst.
759 * - There is another bug in the arm11 core. When you generate an access to
760 * external logic (for example ddr controller via AHB bus) and that block
761 * is not configured (perhaps it is still held in reset), that transaction
762 * will never complete. This will hang arm11 core but it will also hang
763 * JTAG controller. Nothing, short of srst assertion will bring it out of
768 * - What should the PC be after an srst reset when starting in the halted
772 jtag_add_reset(0, 1);
773 jtag_add_reset(0, 0);
775 /* How long do we have to wait? */
776 jtag_add_sleep(5000);
778 /* un-mess up TAP state */
781 retval
= jtag_execute_queue();
782 if (retval
!= ERROR_OK
)
790 static int arm11_deassert_reset(struct target
*target
)
795 static int arm11_soft_reset_halt(struct target
*target
)
797 LOG_WARNING("Not implemented: %s", __func__
);
802 /* target memory access
803 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
804 * count: number of items of <size>
806 * arm11_config_memrw_no_increment - in the future we may want to be able
807 * to read/write a range of data to a "port". a "port" is an action on
808 * read memory address for some peripheral.
810 static int arm11_read_memory_inner(struct target
*target
,
811 uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
,
812 bool arm11_config_memrw_no_increment
)
814 /** \todo TODO: check if buffer cast to uint32_t* and uint16_t* might cause alignment problems */
817 if (target
->state
!= TARGET_HALTED
)
819 LOG_WARNING("target was not halted");
820 return ERROR_TARGET_NOT_HALTED
;
823 LOG_DEBUG("ADDR %08" PRIx32
" SIZE %08" PRIx32
" COUNT %08" PRIx32
"", address
, size
, count
);
825 struct arm11_common
*arm11
= target_to_arm11(target
);
827 retval
= arm11_run_instr_data_prepare(arm11
);
828 if (retval
!= ERROR_OK
)
831 /* MRC p14,0,r0,c0,c5,0 */
832 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
833 if (retval
!= ERROR_OK
)
839 arm11
->arm
.core_cache
->reg_list
[1].dirty
= true;
841 for (size_t i
= 0; i
< count
; i
++)
843 /* ldrb r1, [r0], #1 */
845 arm11_run_instr_no_data1(arm11
,
846 !arm11_config_memrw_no_increment
? 0xe4d01001 : 0xe5d01000);
849 /* MCR p14,0,R1,c0,c5,0 */
850 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
859 arm11
->arm
.core_cache
->reg_list
[1].dirty
= true;
861 for (size_t i
= 0; i
< count
; i
++)
863 /* ldrh r1, [r0], #2 */
864 arm11_run_instr_no_data1(arm11
,
865 !arm11_config_memrw_no_increment
? 0xe0d010b2 : 0xe1d010b0);
869 /* MCR p14,0,R1,c0,c5,0 */
870 arm11_run_instr_data_from_core(arm11
, 0xEE001E15, &res
, 1);
872 uint16_t svalue
= res
;
873 memcpy(buffer
+ i
* sizeof(uint16_t), &svalue
, sizeof(uint16_t));
881 uint32_t instr
= !arm11_config_memrw_no_increment
? 0xecb05e01 : 0xed905e00;
882 /** \todo TODO: buffer cast to uint32_t* causes alignment warnings */
883 uint32_t *words
= (uint32_t *)buffer
;
885 /* LDC p14,c5,[R0],#4 */
886 /* LDC p14,c5,[R0] */
887 arm11_run_instr_data_from_core(arm11
, instr
, words
, count
);
892 return arm11_run_instr_data_finish(arm11
);
895 static int arm11_read_memory(struct target
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
897 return arm11_read_memory_inner(target
, address
, size
, count
, buffer
, false);
901 * no_increment - in the future we may want to be able
902 * to read/write a range of data to a "port". a "port" is an action on
903 * read memory address for some peripheral.
905 static int arm11_write_memory_inner(struct target
*target
,
906 uint32_t address
, uint32_t size
,
907 uint32_t count
, uint8_t *buffer
,
912 if (target
->state
!= TARGET_HALTED
)
914 LOG_WARNING("target was not halted");
915 return ERROR_TARGET_NOT_HALTED
;
918 LOG_DEBUG("ADDR %08" PRIx32
" SIZE %08" PRIx32
" COUNT %08" PRIx32
"", address
, size
, count
);
920 struct arm11_common
*arm11
= target_to_arm11(target
);
922 retval
= arm11_run_instr_data_prepare(arm11
);
923 if (retval
!= ERROR_OK
)
926 /* MRC p14,0,r0,c0,c5,0 */
927 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee100e15, address
);
928 if (retval
!= ERROR_OK
)
931 /* burst writes are not used for single words as those may well be
932 * reset init script writes.
934 * The other advantage is that as burst writes are default, we'll
935 * now exercise both burst and non-burst code paths with the
936 * default settings, increasing code coverage.
938 bool burst
= arm11_config_memwrite_burst
&& (count
> 1);
944 arm11
->arm
.core_cache
->reg_list
[1].dirty
= true;
946 for (size_t i
= 0; i
< count
; i
++)
948 /* MRC p14,0,r1,c0,c5,0 */
949 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee101e15, *buffer
++);
950 if (retval
!= ERROR_OK
)
953 /* strb r1, [r0], #1 */
955 retval
= arm11_run_instr_no_data1(arm11
,
959 if (retval
!= ERROR_OK
)
968 arm11
->arm
.core_cache
->reg_list
[1].dirty
= true;
970 for (size_t i
= 0; i
< count
; i
++)
973 memcpy(&value
, buffer
+ i
* sizeof(uint16_t), sizeof(uint16_t));
975 /* MRC p14,0,r1,c0,c5,0 */
976 retval
= arm11_run_instr_data_to_core1(arm11
, 0xee101e15, value
);
977 if (retval
!= ERROR_OK
)
980 /* strh r1, [r0], #2 */
982 retval
= arm11_run_instr_no_data1(arm11
,
986 if (retval
!= ERROR_OK
)
994 uint32_t instr
= !no_increment
? 0xeca05e01 : 0xed805e00;
996 /** \todo TODO: buffer cast to uint32_t* causes alignment warnings */
997 uint32_t *words
= (uint32_t*)buffer
;
1001 /* STC p14,c5,[R0],#4 */
1002 /* STC p14,c5,[R0]*/
1003 retval
= arm11_run_instr_data_to_core(arm11
, instr
, words
, count
);
1004 if (retval
!= ERROR_OK
)
1009 /* STC p14,c5,[R0],#4 */
1010 /* STC p14,c5,[R0]*/
1011 retval
= arm11_run_instr_data_to_core_noack(arm11
, instr
, words
, count
);
1012 if (retval
!= ERROR_OK
)
1020 /* r0 verification */
1025 /* MCR p14,0,R0,c0,c5,0 */
1026 retval
= arm11_run_instr_data_from_core(arm11
, 0xEE000E15, &r0
, 1);
1027 if (retval
!= ERROR_OK
)
1030 if (address
+ size
* count
!= r0
)
1032 LOG_ERROR("Data transfer failed. Expected end "
1033 "address 0x%08x, got 0x%08x",
1034 (unsigned) (address
+ size
* count
),
1038 LOG_ERROR("use 'arm11 memwrite burst disable' to disable fast burst mode");
1040 if (arm11_config_memwrite_error_fatal
)
1045 return arm11_run_instr_data_finish(arm11
);
1048 static int arm11_write_memory(struct target
*target
,
1049 uint32_t address
, uint32_t size
,
1050 uint32_t count
, uint8_t *buffer
)
1052 /* pointer increment matters only for multi-unit writes ...
1053 * not e.g. to a "reset the chip" controller.
1055 return arm11_write_memory_inner(target
, address
, size
,
1056 count
, buffer
, count
== 1);
1059 /* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
1060 static int arm11_bulk_write_memory(struct target
*target
,
1061 uint32_t address
, uint32_t count
, uint8_t *buffer
)
1063 if (target
->state
!= TARGET_HALTED
)
1065 LOG_WARNING("target was not halted");
1066 return ERROR_TARGET_NOT_HALTED
;
1069 return arm11_write_memory(target
, address
, 4, count
, buffer
);
1072 /* target break-/watchpoint control
1073 * rw: 0 = write, 1 = read, 2 = access
1075 static int arm11_add_breakpoint(struct target
*target
,
1076 struct breakpoint
*breakpoint
)
1078 struct arm11_common
*arm11
= target_to_arm11(target
);
1081 if (breakpoint
->type
== BKPT_SOFT
)
1083 LOG_INFO("sw breakpoint requested, but software breakpoints not enabled");
1084 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1088 if (!arm11
->free_brps
)
1090 LOG_DEBUG("no breakpoint unit available for hardware breakpoint");
1091 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1094 if (breakpoint
->length
!= 4)
1096 LOG_DEBUG("only breakpoints of four bytes length supported");
1097 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1105 static int arm11_remove_breakpoint(struct target
*target
,
1106 struct breakpoint
*breakpoint
)
1108 struct arm11_common
*arm11
= target_to_arm11(target
);
1115 static int arm11_target_create(struct target
*target
, Jim_Interp
*interp
)
1117 struct arm11_common
*arm11
;
1119 if (target
->tap
== NULL
)
1122 if (target
->tap
->ir_length
!= 5)
1124 LOG_ERROR("'target arm11' expects IR LENGTH = 5");
1125 return ERROR_COMMAND_SYNTAX_ERROR
;
1128 arm11
= calloc(1, sizeof *arm11
);
1132 armv4_5_init_arch_info(target
, &arm11
->arm
);
1134 arm11
->jtag_info
.tap
= target
->tap
;
1135 arm11
->jtag_info
.scann_size
= 5;
1136 arm11
->jtag_info
.scann_instr
= ARM11_SCAN_N
;
1137 arm11
->jtag_info
.cur_scan_chain
= ~0; /* invalid/unknown */
1138 arm11
->jtag_info
.intest_instr
= ARM11_INTEST
;
1143 static int arm11_init_target(struct command_context
*cmd_ctx
,
1144 struct target
*target
)
1146 /* Initialize anything we can set up without talking to the target */
1150 /* talk to the target and set things up */
1151 static int arm11_examine(struct target
*target
)
1155 struct arm11_common
*arm11
= target_to_arm11(target
);
1156 uint32_t didr
, device_id
;
1157 uint8_t implementor
;
1159 /* FIXME split into do-first-time and do-every-time logic ... */
1163 arm11_add_IR(arm11
, ARM11_IDCODE
, ARM11_TAP_DEFAULT
);
1165 struct scan_field idcode_field
;
1167 arm11_setup_field(arm11
, 32, NULL
, &device_id
, &idcode_field
);
1169 arm11_add_dr_scan_vc(1, &idcode_field
, TAP_DRPAUSE
);
1173 arm11_add_debug_SCAN_N(arm11
, 0x00, ARM11_TAP_DEFAULT
);
1175 arm11_add_IR(arm11
, ARM11_INTEST
, ARM11_TAP_DEFAULT
);
1177 struct scan_field chain0_fields
[2];
1179 arm11_setup_field(arm11
, 32, NULL
, &didr
, chain0_fields
+ 0);
1180 arm11_setup_field(arm11
, 8, NULL
, &implementor
, chain0_fields
+ 1);
1182 arm11_add_dr_scan_vc(ARRAY_SIZE(chain0_fields
), chain0_fields
, TAP_IDLE
);
1184 CHECK_RETVAL(jtag_execute_queue());
1186 switch (device_id
& 0x0FFFF000)
1195 arm11
->arm
.core_type
= ARM_MODE_MON
;
1199 LOG_ERROR("'target arm11' expects IDCODE 0x*7B*7****");
1202 LOG_INFO("found %s", type
);
1204 /* unlikely this could ever fail, but ... */
1205 switch ((didr
>> 16) & 0x0F) {
1206 case ARM11_DEBUG_V6
:
1207 case ARM11_DEBUG_V61
: /* supports security extensions */
1210 LOG_ERROR("Only ARM v6 and v6.1 debug supported.");
1214 arm11
->brp
= ((didr
>> 24) & 0x0F) + 1;
1215 arm11
->wrp
= ((didr
>> 28) & 0x0F) + 1;
1217 /** \todo TODO: reserve one brp slot if we allow breakpoints during step */
1218 arm11
->free_brps
= arm11
->brp
;
1220 LOG_DEBUG("IDCODE %08" PRIx32
" IMPLEMENTOR %02x DIDR %08" PRIx32
,
1221 device_id
, implementor
, didr
);
1223 /* as a side-effect this reads DSCR and thus
1224 * clears the ARM11_DSCR_STICKY_PRECISE_DATA_ABORT / Sticky Precise Data Abort Flag
1225 * as suggested by the spec.
1228 retval
= arm11_check_init(arm11
);
1229 if (retval
!= ERROR_OK
)
1232 /* Build register cache "late", after target_init(), since we
1233 * want to know if this core supports Secure Monitor mode.
1235 if (!target_was_examined(target
))
1236 retval
= arm11_dpm_init(arm11
, didr
);
1238 /* ETM on ARM11 still uses original scanchain 6 access mode */
1239 if (arm11
->arm
.etm
&& !target_was_examined(target
)) {
1240 *register_get_last_cache_p(&target
->reg_cache
) =
1241 etm_build_reg_cache(target
, &arm11
->jtag_info
,
1243 retval
= etm_setup(target
);
1246 target_set_examined(target
);
1252 /* FIXME all these BOOL_WRAPPER things should be modifying
1253 * per-instance state, not shared state; ditto the vector
1254 * catch register support. Scan chains with multiple cores
1255 * should be able to say "work with this core like this,
1256 * that core like that". Example, ARM11 MPCore ...
1259 #define ARM11_BOOL_WRAPPER(name, print_name) \
1260 COMMAND_HANDLER(arm11_handle_bool_##name) \
1262 return CALL_COMMAND_HANDLER(handle_command_parse_bool, \
1263 &arm11_config_##name, print_name); \
1266 ARM11_BOOL_WRAPPER(memwrite_burst
, "memory write burst mode")
1267 ARM11_BOOL_WRAPPER(memwrite_error_fatal
, "fatal error mode for memory writes")
1268 ARM11_BOOL_WRAPPER(step_irq_enable
, "IRQs while stepping")
1269 ARM11_BOOL_WRAPPER(hardware_step
, "hardware single step")
1271 COMMAND_HANDLER(arm11_handle_vcr
)
1277 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[0], arm11_vcr
);
1280 return ERROR_COMMAND_SYNTAX_ERROR
;
1283 LOG_INFO("VCR 0x%08" PRIx32
"", arm11_vcr
);
1287 static const struct command_registration arm11_mw_command_handlers
[] = {
1290 .handler
= &arm11_handle_bool_memwrite_burst
,
1291 .mode
= COMMAND_ANY
,
1292 .help
= "Enable/Disable non-standard but fast burst mode"
1293 " (default: enabled)",
1296 .name
= "error_fatal",
1297 .handler
= &arm11_handle_bool_memwrite_error_fatal
,
1298 .mode
= COMMAND_ANY
,
1299 .help
= "Terminate program if transfer error was found"
1300 " (default: enabled)",
1302 COMMAND_REGISTRATION_DONE
1304 static const struct command_registration arm11_any_command_handlers
[] = {
1306 /* "hardware_step" is only here to check if the default
1307 * simulate + breakpoint implementation is broken.
1308 * TEMPORARY! NOT DOCUMENTED! */
1309 .name
= "hardware_step",
1310 .handler
= &arm11_handle_bool_hardware_step
,
1311 .mode
= COMMAND_ANY
,
1312 .help
= "DEBUG ONLY - Hardware single stepping"
1313 " (default: disabled)",
1314 .usage
= "(enable|disable)",
1318 .mode
= COMMAND_ANY
,
1319 .help
= "memwrite command group",
1320 .chain
= arm11_mw_command_handlers
,
1323 .name
= "step_irq_enable",
1324 .handler
= &arm11_handle_bool_step_irq_enable
,
1325 .mode
= COMMAND_ANY
,
1326 .help
= "Enable interrupts while stepping"
1327 " (default: disabled)",
1331 .handler
= &arm11_handle_vcr
,
1332 .mode
= COMMAND_ANY
,
1333 .help
= "Control (Interrupt) Vector Catch Register",
1335 COMMAND_REGISTRATION_DONE
1337 static const struct command_registration arm11_command_handlers
[] = {
1339 .chain
= arm_command_handlers
,
1342 .chain
= etm_command_handlers
,
1346 .mode
= COMMAND_ANY
,
1347 .help
= "ARM11 command group",
1348 .chain
= arm11_any_command_handlers
,
1350 COMMAND_REGISTRATION_DONE
1353 /** Holds methods for ARM11xx targets. */
1354 struct target_type arm11_target
= {
1358 .arch_state
= arm11_arch_state
,
1360 .target_request_data
= arm11_target_request_data
,
1363 .resume
= arm11_resume
,
1366 .assert_reset
= arm11_assert_reset
,
1367 .deassert_reset
= arm11_deassert_reset
,
1368 .soft_reset_halt
= arm11_soft_reset_halt
,
1370 .get_gdb_reg_list
= armv4_5_get_gdb_reg_list
,
1372 .read_memory
= arm11_read_memory
,
1373 .write_memory
= arm11_write_memory
,
1375 .bulk_write_memory
= arm11_bulk_write_memory
,
1377 .checksum_memory
= arm_checksum_memory
,
1378 .blank_check_memory
= arm_blank_check_memory
,
1380 .add_breakpoint
= arm11_add_breakpoint
,
1381 .remove_breakpoint
= arm11_remove_breakpoint
,
1383 .run_algorithm
= armv4_5_run_algorithm
,
1385 .commands
= arm11_command_handlers
,
1386 .target_create
= arm11_target_create
,
1387 .init_target
= arm11_init_target
,
1388 .examine
= arm11_examine
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)