src/target/arm720t.c

   1 /***************************************************************************
   2  *   Copyright (C) 2005 by Dominic Rath                                    *
   3  *   Dominic.Rath@gmx.de                                                   *
   4  *                                                                         *
   5  *   This program is free software; you can redistribute it and/or modify  *
   6  *   it under the terms of the GNU General Public License as published by  *
   7  *   the Free Software Foundation; either version 2 of the License, or     *
   8  *   (at your option) any later version.                                   *
   9  *                                                                         *
  10  *   This program is distributed in the hope that it will be useful,       *
  11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  13  *   GNU General Public License for more details.                          *
  14  *                                                                         *
  15  *   You should have received a copy of the GNU General Public License     *
  16  *   along with this program; if not, write to the                         *
  17  *   Free Software Foundation, Inc.,                                       *
  18  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  19  ***************************************************************************/
  20 #ifdef HAVE_CONFIG_H
  21 #include "config.h"
  22 #endif
  23
  24 #include "arm720t.h"
  25 #include "jtag.h"
  26 #include "log.h"
  27
  28 #include <stdlib.h>
  29 #include <string.h>
  30
  31 #if 0
  32 #define _DEBUG_INSTRUCTION_EXECUTION_
  33 #endif
  34
  35 /* cli handling */
  36 int arm720t_register_commands(struct command_context_s *cmd_ctx);
  37
  38 int arm720t_handle_cp15_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
  39 int arm720t_handle_virt2phys_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
  40 int arm720t_handle_md_phys_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
  41 int arm720t_handle_mw_phys_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
  42
  43 /* forward declarations */
  44 int arm720t_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target);
  45 int arm720t_init_target(struct command_context_s *cmd_ctx, struct target_s *target);
  46 int arm720t_quit();
  47 int arm720t_arch_state(struct target_s *target);
  48 int arm720t_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
  49 int arm720t_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
  50 int arm720t_soft_reset_halt(struct target_s *target);
  51
  52 target_type_t arm720t_target =
  53 {
  54         .name = "arm720t",
  55
  56         .poll = arm7_9_poll,
  57         .arch_state = arm720t_arch_state,
  58
  59         .halt = arm7_9_halt,
  60         .resume = arm7_9_resume,
  61         .step = arm7_9_step,
  62
  63         .assert_reset = arm7_9_assert_reset,
  64         .deassert_reset = arm7_9_deassert_reset,
  65         .soft_reset_halt = arm720t_soft_reset_halt,
  66         .prepare_reset_halt = arm7_9_prepare_reset_halt,
  67
  68         .get_gdb_reg_list = armv4_5_get_gdb_reg_list,
  69
  70         .read_memory = arm720t_read_memory,
  71         .write_memory = arm720t_write_memory,
  72         .bulk_write_memory = arm7_9_bulk_write_memory,
  73         .checksum_memory = arm7_9_checksum_memory,
  74
  75         .run_algorithm = armv4_5_run_algorithm,
  76
  77         .add_breakpoint = arm7_9_add_breakpoint,
  78         .remove_breakpoint = arm7_9_remove_breakpoint,
  79         .add_watchpoint = arm7_9_add_watchpoint,
  80         .remove_watchpoint = arm7_9_remove_watchpoint,
  81
  82         .register_commands = arm720t_register_commands,
  83         .target_command = arm720t_target_command,
  84         .init_target = arm720t_init_target,
  85         .quit = arm720t_quit
  86 };
  87
  88 int arm720t_scan_cp15(target_t *target, u32 out, u32 *in, int instruction, int clock)
  89 {
  90         armv4_5_common_t *armv4_5 = target->arch_info;
  91         arm7_9_common_t *arm7_9 = armv4_5->arch_info;
  92         arm_jtag_t *jtag_info = &arm7_9->jtag_info;
  93         scan_field_t fields[2];
  94         u8 out_buf[4];
  95         u8 instruction_buf = instruction;
  96
  97         buf_set_u32(out_buf, 0, 32, flip_u32(out, 32));
  98
  99         jtag_add_end_state(TAP_PD);
 100         arm_jtag_scann(jtag_info, 0xf);
 101         arm_jtag_set_instr(jtag_info, jtag_info->intest_instr, NULL);
 102
 103         fields[0].device = jtag_info->chain_pos;
 104         fields[0].num_bits = 1;
 105         fields[0].out_value = &instruction_buf;
 106         fields[0].out_mask = NULL;
 107         fields[0].in_value = NULL;
 108         fields[0].in_check_value = NULL;
 109         fields[0].in_check_mask = NULL;
 110         fields[0].in_handler = NULL;
 111         fields[0].in_handler_priv = NULL;
 112
 113         fields[1].device = jtag_info->chain_pos;
 114         fields[1].num_bits = 32;
 115         fields[1].out_value = out_buf;
 116         fields[1].out_mask = NULL;
 117         fields[1].in_value = NULL;
 118         if (in)
 119         {
 120                 fields[1].in_handler = arm_jtag_buf_to_u32_flip;
 121                 fields[1].in_handler_priv = in;
 122         } else
 123         {
 124                 fields[1].in_handler = NULL;
 125                 fields[1].in_handler_priv = NULL;
 126         }
 127         fields[1].in_check_value = NULL;
 128         fields[1].in_check_mask = NULL;
 129
 130         jtag_add_dr_scan(2, fields, -1);
 131
 132         if (clock)
 133                 jtag_add_runtest(0, -1);
 134
 135 #ifdef _DEBUG_INSTRUCTION_EXECUTION_
 136         jtag_execute_queue();
 137
 138         if (in)
 139                 LOG_DEBUG("out: %8.8x, in: %8.8x, instruction: %i, clock: %i", out, *in, instruction, clock);
 140         else
 141                 LOG_DEBUG("out: %8.8x, instruction: %i, clock: %i", out, instruction, clock);
 142 #else
 143                 LOG_DEBUG("out: %8.8x, instruction: %i, clock: %i", out, instruction, clock);
 144 #endif
 145
 146         return ERROR_OK;
 147 }
 148
 149 int arm720t_read_cp15(target_t *target, u32 opcode, u32 *value)
 150 {
 151         /* fetch CP15 opcode */
 152         arm720t_scan_cp15(target, opcode, NULL, 1, 1);
 153         /* "DECODE" stage */
 154         arm720t_scan_cp15(target, ARMV4_5_NOP, NULL, 1, 1);
 155         /* "EXECUTE" stage (1) */
 156         arm720t_scan_cp15(target, ARMV4_5_NOP, NULL, 1, 0);
 157         arm720t_scan_cp15(target, 0x0, NULL, 0, 1);
 158         /* "EXECUTE" stage (2) */
 159         arm720t_scan_cp15(target, 0x0, NULL, 0, 1);
 160         /* "EXECUTE" stage (3), CDATA is read */
 161         arm720t_scan_cp15(target, ARMV4_5_NOP, value, 1, 1);
 162
 163         return ERROR_OK;
 164 }
 165
 166 int arm720t_write_cp15(target_t *target, u32 opcode, u32 value)
 167 {
 168         /* fetch CP15 opcode */
 169         arm720t_scan_cp15(target, opcode, NULL, 1, 1);
 170         /* "DECODE" stage */
 171         arm720t_scan_cp15(target, ARMV4_5_NOP, NULL, 1, 1);
 172         /* "EXECUTE" stage (1) */
 173         arm720t_scan_cp15(target, ARMV4_5_NOP, NULL, 1, 0);
 174         arm720t_scan_cp15(target, 0x0, NULL, 0, 1);
 175         /* "EXECUTE" stage (2) */
 176         arm720t_scan_cp15(target, value, NULL, 0, 1);
 177         arm720t_scan_cp15(target, ARMV4_5_NOP, NULL, 1, 1);
 178
 179         return ERROR_OK;
 180 }
 181
 182 u32 arm720t_get_ttb(target_t *target)
 183 {
 184         u32 ttb = 0x0;
 185
 186         arm720t_read_cp15(target, 0xee120f10, &ttb);
 187         jtag_execute_queue();
 188
 189         ttb &= 0xffffc000;
 190
 191         return ttb;
 192 }
 193
 194 void arm720t_disable_mmu_caches(target_t *target, int mmu, int d_u_cache, int i_cache)
 195 {
 196         u32 cp15_control;
 197
 198         /* read cp15 control register */
 199         arm720t_read_cp15(target, 0xee110f10, &cp15_control);
 200         jtag_execute_queue();
 201
 202         if (mmu)
 203                 cp15_control &= ~0x1U;
 204
 205         if (d_u_cache || i_cache)
 206                 cp15_control &= ~0x4U;
 207
 208         arm720t_write_cp15(target, 0xee010f10, cp15_control);
 209 }
 210
 211 void arm720t_enable_mmu_caches(target_t *target, int mmu, int d_u_cache, int i_cache)
 212 {
 213         u32 cp15_control;
 214
 215         /* read cp15 control register */
 216         arm720t_read_cp15(target, 0xee110f10, &cp15_control);
 217         jtag_execute_queue();
 218
 219         if (mmu)
 220                 cp15_control |= 0x1U;
 221
 222         if (d_u_cache || i_cache)
 223                 cp15_control |= 0x4U;
 224
 225         arm720t_write_cp15(target, 0xee010f10, cp15_control);
 226 }
 227
 228 void arm720t_post_debug_entry(target_t *target)
 229 {
 230         armv4_5_common_t *armv4_5 = target->arch_info;
 231         arm7_9_common_t *arm7_9 = armv4_5->arch_info;
 232         arm7tdmi_common_t *arm7tdmi = arm7_9->arch_info;
 233         arm720t_common_t *arm720t = arm7tdmi->arch_info;
 234
 235         /* examine cp15 control reg */
 236         arm720t_read_cp15(target, 0xee110f10, &arm720t->cp15_control_reg);
 237         jtag_execute_queue();
 238         LOG_DEBUG("cp15_control_reg: %8.8x", arm720t->cp15_control_reg);
 239
 240         arm720t->armv4_5_mmu.mmu_enabled = (arm720t->cp15_control_reg & 0x1U) ? 1 : 0;
 241         arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = (arm720t->cp15_control_reg & 0x4U) ? 1 : 0;
 242         arm720t->armv4_5_mmu.armv4_5_cache.i_cache_enabled = 0;
 243
 244         /* save i/d fault status and address register */
 245         arm720t_read_cp15(target, 0xee150f10, &arm720t->fsr_reg);
 246         arm720t_read_cp15(target, 0xee160f10, &arm720t->far_reg);
 247         jtag_execute_queue();
 248 }
 249
 250 void arm720t_pre_restore_context(target_t *target)
 251 {
 252         armv4_5_common_t *armv4_5 = target->arch_info;
 253         arm7_9_common_t *arm7_9 = armv4_5->arch_info;
 254         arm7tdmi_common_t *arm7tdmi = arm7_9->arch_info;
 255         arm720t_common_t *arm720t = arm7tdmi->arch_info;
 256
 257         /* restore i/d fault status and address register */
 258         arm720t_write_cp15(target, 0xee050f10, arm720t->fsr_reg);
 259         arm720t_write_cp15(target, 0xee060f10, arm720t->far_reg);
 260 }
 261
 262 int arm720t_get_arch_pointers(target_t *target, armv4_5_common_t **armv4_5_p, arm7_9_common_t **arm7_9_p, arm7tdmi_common_t **arm7tdmi_p, arm720t_common_t **arm720t_p)
 263 {
 264         armv4_5_common_t *armv4_5 = target->arch_info;
 265         arm7_9_common_t *arm7_9;
 266         arm7tdmi_common_t *arm7tdmi;
 267         arm720t_common_t *arm720t;
 268
 269         if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
 270         {
 271                 return -1;
 272         }
 273
 274         arm7_9 = armv4_5->arch_info;
 275         if (arm7_9->common_magic != ARM7_9_COMMON_MAGIC)
 276         {
 277                 return -1;
 278         }
 279
 280         arm7tdmi = arm7_9->arch_info;
 281         if (arm7tdmi->common_magic != ARM7TDMI_COMMON_MAGIC)
 282         {
 283                 return -1;
 284         }
 285
 286         arm720t = arm7tdmi->arch_info;
 287         if (arm720t->common_magic != ARM720T_COMMON_MAGIC)
 288         {
 289                 return -1;
 290         }
 291
 292         *armv4_5_p = armv4_5;
 293         *arm7_9_p = arm7_9;
 294         *arm7tdmi_p = arm7tdmi;
 295         *arm720t_p = arm720t;
 296
 297         return ERROR_OK;
 298 }
 299
 300 int arm720t_arch_state(struct target_s *target)
 301 {
 302         armv4_5_common_t *armv4_5 = target->arch_info;
 303         arm7_9_common_t *arm7_9 = armv4_5->arch_info;
 304         arm7tdmi_common_t *arm7tdmi = arm7_9->arch_info;
 305         arm720t_common_t *arm720t = arm7tdmi->arch_info;
 306
 307         char *state[] =
 308         {
 309                 "disabled", "enabled"
 310         };
 311
 312         if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
 313         {
 314                 LOG_ERROR("BUG: called for a non-ARMv4/5 target");
 315                 exit(-1);
 316         }
 317
 318         LOG_USER("target halted in %s state due to %s, current mode: %s\n"
 319                         "cpsr: 0x%8.8x pc: 0x%8.8x\n"
 320                         "MMU: %s, Cache: %s",
 321                          armv4_5_state_strings[armv4_5->core_state],
 322                          target_debug_reason_strings[target->debug_reason],
 323                          armv4_5_mode_strings[armv4_5_mode_to_number(armv4_5->core_mode)],
 324                          buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32),
 325                          buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32),
 326                          state[arm720t->armv4_5_mmu.mmu_enabled],
 327                          state[arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled]);
 328
 329         return ERROR_OK;
 330 }
 331
 332 int arm720t_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
 333 {
 334         int retval;
 335         armv4_5_common_t *armv4_5 = target->arch_info;
 336         arm7_9_common_t *arm7_9 = armv4_5->arch_info;
 337         arm7tdmi_common_t *arm7tdmi = arm7_9->arch_info;
 338         arm720t_common_t *arm720t = arm7tdmi->arch_info;
 339
 340         /* disable cache, but leave MMU enabled */
 341         if (arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
 342                 arm720t_disable_mmu_caches(target, 0, 1, 0);
 343
 344         retval = arm7_9_read_memory(target, address, size, count, buffer);
 345
 346         if (arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
 347                 arm720t_enable_mmu_caches(target, 0, 1, 0);
 348
 349         return retval;
 350 }
 351
 352 int arm720t_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
 353 {
 354         int retval;
 355
 356         if ((retval = arm7_9_write_memory(target, address, size, count, buffer)) != ERROR_OK)
 357                 return retval;
 358
 359         return retval;
 360 }
 361
 362 int arm720t_soft_reset_halt(struct target_s *target)
 363 {
 364         armv4_5_common_t *armv4_5 = target->arch_info;
 365         arm7_9_common_t *arm7_9 = armv4_5->arch_info;
 366         arm7tdmi_common_t *arm7tdmi = arm7_9->arch_info;
 367         arm720t_common_t *arm720t = arm7tdmi->arch_info;
 368         int i;
 369         reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
 370
 371         target->type->halt(target);
 372
 373         for (i=0; i<10; i++)
 374         {
 375                 if (buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_DBGACK, 1) == 0)
 376                 {
 377                         embeddedice_read_reg(dbg_stat);
 378                         jtag_execute_queue();
 379                 } else
 380                 {
 381                         break;
 382                 }
 383                 /* do not eat all CPU, time out after 1 se*/
 384                 usleep(100*1000);
 385         }
 386         if (i==10)
 387         {
 388                 LOG_ERROR("Failed to halt CPU after 1 sec");
 389                 return ERROR_TARGET_TIMEOUT;
 390         }
 391
 392         target->state = TARGET_HALTED;
 393
 394         /* SVC, ARM state, IRQ and FIQ disabled */
 395         buf_set_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8, 0xd3);
 396         armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty = 1;
 397         armv4_5->core_cache->reg_list[ARMV4_5_CPSR].valid = 1;
 398
 399         /* start fetching from 0x0 */
 400         buf_set_u32(armv4_5->core_cache->reg_list[15].value, 0, 32, 0x0);
 401         armv4_5->core_cache->reg_list[15].dirty = 1;
 402         armv4_5->core_cache->reg_list[15].valid = 1;
 403
 404         armv4_5->core_mode = ARMV4_5_MODE_SVC;
 405         armv4_5->core_state = ARMV4_5_STATE_ARM;
 406
 407         arm720t_disable_mmu_caches(target, 1, 1, 1);
 408         arm720t->armv4_5_mmu.mmu_enabled = 0;
 409         arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = 0;
 410         arm720t->armv4_5_mmu.armv4_5_cache.i_cache_enabled = 0;
 411
 412         target_call_event_callbacks(target, TARGET_EVENT_HALTED);
 413
 414         return ERROR_OK;
 415 }
 416
 417 int arm720t_init_target(struct command_context_s *cmd_ctx, struct target_s *target)
 418 {
 419         arm7tdmi_init_target(cmd_ctx, target);
 420
 421         return ERROR_OK;
 422
 423 }
 424
 425 int arm720t_quit()
 426 {
 427
 428         return ERROR_OK;
 429 }
 430
 431 int arm720t_init_arch_info(target_t *target, arm720t_common_t *arm720t, int chain_pos, char *variant)
 432 {
 433         arm7tdmi_common_t *arm7tdmi = &arm720t->arm7tdmi_common;
 434         arm7_9_common_t *arm7_9 = &arm7tdmi->arm7_9_common;
 435
 436         arm7tdmi_init_arch_info(target, arm7tdmi, chain_pos, variant);
 437
 438         arm7tdmi->arch_info = arm720t;
 439         arm720t->common_magic = ARM720T_COMMON_MAGIC;
 440
 441         arm7_9->post_debug_entry = arm720t_post_debug_entry;
 442         arm7_9->pre_restore_context = arm720t_pre_restore_context;
 443
 444         arm720t->armv4_5_mmu.armv4_5_cache.ctype = -1;
 445         arm720t->armv4_5_mmu.get_ttb = arm720t_get_ttb;
 446         arm720t->armv4_5_mmu.read_memory = arm7_9_read_memory;
 447         arm720t->armv4_5_mmu.write_memory = arm7_9_write_memory;
 448         arm720t->armv4_5_mmu.disable_mmu_caches = arm720t_disable_mmu_caches;
 449         arm720t->armv4_5_mmu.enable_mmu_caches = arm720t_enable_mmu_caches;
 450         arm720t->armv4_5_mmu.has_tiny_pages = 0;
 451         arm720t->armv4_5_mmu.mmu_enabled = 0;
 452
 453         return ERROR_OK;
 454 }
 455
 456 int arm720t_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target)
 457 {
 458         int chain_pos;
 459         char *variant = NULL;
 460         arm720t_common_t *arm720t = malloc(sizeof(arm720t_common_t));
 461         memset(arm720t, 0, sizeof(*arm720t));
 462
 463         if (argc < 4)
 464         {
 465                 LOG_ERROR("'target arm720t' requires at least one additional argument");
 466                 exit(-1);
 467         }
 468
 469         chain_pos = strtoul(args[3], NULL, 0);
 470
 471         if (argc >= 5)
 472                 variant = args[4];
 473
 474         LOG_DEBUG("chain_pos: %i, variant: %s", chain_pos, variant);
 475
 476         arm720t_init_arch_info(target, arm720t, chain_pos, variant);
 477
 478         return ERROR_OK;
 479 }
 480
 481 int arm720t_register_commands(struct command_context_s *cmd_ctx)
 482 {
 483         int retval;
 484         command_t *arm720t_cmd;
 485
 486
 487         retval = arm7tdmi_register_commands(cmd_ctx);
 488
 489         arm720t_cmd = register_command(cmd_ctx, NULL, "arm720t", NULL, COMMAND_ANY, "arm720t specific commands");
 490
 491         register_command(cmd_ctx, arm720t_cmd, "cp15", arm720t_handle_cp15_command, COMMAND_EXEC, "display/modify cp15 register <opcode> [value]");
 492         register_command(cmd_ctx, arm720t_cmd, "virt2phys", arm720t_handle_virt2phys_command, COMMAND_EXEC, "translate va to pa <va>");
 493
 494         register_command(cmd_ctx, arm720t_cmd, "mdw_phys", arm720t_handle_md_phys_command, COMMAND_EXEC, "display memory words <physical addr> [count]");
 495         register_command(cmd_ctx, arm720t_cmd, "mdh_phys", arm720t_handle_md_phys_command, COMMAND_EXEC, "display memory half-words <physical addr> [count]");
 496         register_command(cmd_ctx, arm720t_cmd, "mdb_phys", arm720t_handle_md_phys_command, COMMAND_EXEC, "display memory bytes <physical addr> [count]");
 497
 498         register_command(cmd_ctx, arm720t_cmd, "mww_phys", arm720t_handle_mw_phys_command, COMMAND_EXEC, "write memory word <physical addr> <value>");
 499         register_command(cmd_ctx, arm720t_cmd, "mwh_phys", arm720t_handle_mw_phys_command, COMMAND_EXEC, "write memory half-word <physical addr> <value>");
 500         register_command(cmd_ctx, arm720t_cmd, "mwb_phys", arm720t_handle_mw_phys_command, COMMAND_EXEC, "write memory byte <physical addr> <value>");
 501
 502         return ERROR_OK;
 503 }
 504
 505 int arm720t_handle_cp15_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
 506 {
 507         int retval;
 508         target_t *target = get_current_target(cmd_ctx);
 509         armv4_5_common_t *armv4_5;
 510         arm7_9_common_t *arm7_9;
 511         arm7tdmi_common_t *arm7tdmi;
 512         arm720t_common_t *arm720t;
 513         arm_jtag_t *jtag_info;
 514
 515         if (arm720t_get_arch_pointers(target, &armv4_5, &arm7_9, &arm7tdmi, &arm720t) != ERROR_OK)
 516         {
 517                 command_print(cmd_ctx, "current target isn't an ARM720t target");
 518                 return ERROR_OK;
 519         }
 520
 521         jtag_info = &arm7_9->jtag_info;
 522
 523         if (target->state != TARGET_HALTED)
 524         {
 525                 command_print(cmd_ctx, "target must be stopped for \"%s\" command", cmd);
 526                 return ERROR_OK;
 527         }
 528
 529         /* one or more argument, access a single register (write if second argument is given */
 530         if (argc >= 1)
 531         {
 532                 u32 opcode = strtoul(args[0], NULL, 0);
 533
 534                 if (argc == 1)
 535                 {
 536                         u32 value;
 537                         if ((retval = arm720t_read_cp15(target, opcode, &value)) != ERROR_OK)
 538                         {
 539                                 command_print(cmd_ctx, "couldn't access cp15 with opcode 0x%8.8x", opcode);
 540                                 return ERROR_OK;
 541                         }
 542                         jtag_execute_queue();
 543
 544                         command_print(cmd_ctx, "0x%8.8x: 0x%8.8x", opcode, value);
 545                 }
 546                 else if (argc == 2)
 547                 {
 548                         u32 value = strtoul(args[1], NULL, 0);
 549                         if ((retval = arm720t_write_cp15(target, opcode, value)) != ERROR_OK)
 550                         {
 551                                 command_print(cmd_ctx, "couldn't access cp15 with opcode 0x%8.8x", opcode);
 552                                 return ERROR_OK;
 553                         }
 554                         command_print(cmd_ctx, "0x%8.8x: 0x%8.8x", opcode, value);
 555                 }
 556         }
 557
 558         return ERROR_OK;
 559 }
 560
 561 int arm720t_handle_virt2phys_command(command_context_t *cmd_ctx, char *cmd, char **args, int argc)
 562 {
 563         target_t *target = get_current_target(cmd_ctx);
 564         armv4_5_common_t *armv4_5;
 565         arm7_9_common_t *arm7_9;
 566         arm7tdmi_common_t *arm7tdmi;
 567         arm720t_common_t *arm720t;
 568         arm_jtag_t *jtag_info;
 569
 570         if (arm720t_get_arch_pointers(target, &armv4_5, &arm7_9, &arm7tdmi, &arm720t) != ERROR_OK)
 571         {
 572                 command_print(cmd_ctx, "current target isn't an ARM720t target");
 573                 return ERROR_OK;
 574         }
 575
 576         jtag_info = &arm7_9->jtag_info;
 577
 578         if (target->state != TARGET_HALTED)
 579         {
 580                 command_print(cmd_ctx, "target must be stopped for \"%s\" command", cmd);
 581                 return ERROR_OK;
 582         }
 583
 584         return armv4_5_mmu_handle_virt2phys_command(cmd_ctx, cmd, args, argc, target, &arm720t->armv4_5_mmu);
 585 }
 586
 587 int arm720t_handle_md_phys_command(command_context_t *cmd_ctx, char *cmd, char **args, int argc)
 588 {
 589         target_t *target = get_current_target(cmd_ctx);
 590         armv4_5_common_t *armv4_5;
 591         arm7_9_common_t *arm7_9;
 592         arm7tdmi_common_t *arm7tdmi;
 593         arm720t_common_t *arm720t;
 594         arm_jtag_t *jtag_info;
 595
 596         if (arm720t_get_arch_pointers(target, &armv4_5, &arm7_9, &arm7tdmi, &arm720t) != ERROR_OK)
 597         {
 598                 command_print(cmd_ctx, "current target isn't an ARM720t target");
 599                 return ERROR_OK;
 600         }
 601
 602         jtag_info = &arm7_9->jtag_info;
 603
 604         if (target->state != TARGET_HALTED)
 605         {
 606                 command_print(cmd_ctx, "target must be stopped for \"%s\" command", cmd);
 607                 return ERROR_OK;
 608         }
 609
 610         return armv4_5_mmu_handle_md_phys_command(cmd_ctx, cmd, args, argc, target, &arm720t->armv4_5_mmu);
 611 }
 612
 613 int arm720t_handle_mw_phys_command(command_context_t *cmd_ctx, char *cmd, char **args, int argc)
 614 {
 615         target_t *target = get_current_target(cmd_ctx);
 616         armv4_5_common_t *armv4_5;
 617         arm7_9_common_t *arm7_9;
 618         arm7tdmi_common_t *arm7tdmi;
 619         arm720t_common_t *arm720t;
 620         arm_jtag_t *jtag_info;
 621
 622         if (arm720t_get_arch_pointers(target, &armv4_5, &arm7_9, &arm7tdmi, &arm720t) != ERROR_OK)
 623         {
 624                 command_print(cmd_ctx, "current target isn't an ARM720t target");
 625                 return ERROR_OK;
 626         }
 627
 628         jtag_info = &arm7_9->jtag_info;
 629
 630         if (target->state != TARGET_HALTED)
 631         {
 632                 command_print(cmd_ctx, "target must be stopped for \"%s\" command", cmd);
 633                 return ERROR_OK;
 634         }
 635
 636         return armv4_5_mmu_handle_mw_phys_command(cmd_ctx, cmd, args, argc, target, &arm720t->armv4_5_mmu);
 637 }
 638