src/target/arm7_9_common.h

   1 /***************************************************************************
   2  *   Copyright (C) 2005 by Dominic Rath                                    *
   3  *   Dominic.Rath@gmx.de                                                   *
   4  *                                                                         *
   5  *   This program is free software; you can redistribute it and/or modify  *
   6  *   it under the terms of the GNU General Public License as published by  *
   7  *   the Free Software Foundation; either version 2 of the License, or     *
   8  *   (at your option) any later version.                                   *
   9  *                                                                         *
  10  *   This program is distributed in the hope that it will be useful,       *
  11  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  12  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  13  *   GNU General Public License for more details.                          *
  14  *                                                                         *
  15  *   You should have received a copy of the GNU General Public License     *
  16  *   along with this program; if not, write to the                         *
  17  *   Free Software Foundation, Inc.,                                       *
  18  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  19  ***************************************************************************/
  20 #ifndef ARM7_9_COMMON_H
  21 #define ARM7_9_COMMON_H
  22
  23 #include "armv4_5.h"
  24 #include "arm_jtag.h"
  25 #include "breakpoints.h"
  26 #include "target.h"
  27
  28 #define ARM7_9_COMMON_MAGIC 0x0a790a79
  29
  30 typedef struct arm7_9_common_s
  31 {
  32         int common_magic;
  33
  34         arm_jtag_t jtag_info;
  35         reg_cache_t *eice_cache;
  36         reg_cache_t *etm_cache;
  37
  38         u32 arm_bkpt;
  39         u16 thumb_bkpt;
  40         int sw_bkpts_use_wp;
  41         int wp_available;
  42         int wp0_used;
  43         int wp1_used;
  44         int sw_bkpts_enabled;
  45         int force_hw_bkpts;
  46         int dbgreq_adjust_pc;
  47         int use_dbgrq;
  48         int has_etm;
  49
  50         int reinit_embeddedice;
  51
  52         struct working_area_s *dcc_working_area;
  53
  54         int fast_memory_writes;
  55         int dcc_downloads;
  56
  57         int (*examine_debug_reason)(target_t *target);
  58
  59         void (*change_to_arm)(target_t *target, u32 *r0, u32 *pc);
  60
  61         void (*read_core_regs)(target_t *target, u32 mask, u32* core_regs[16]);
  62         void (*read_xpsr)(target_t *target, u32 *xpsr, int spsr);
  63
  64         void (*write_xpsr)(target_t *target, u32 xpsr, int spsr);
  65         void (*write_xpsr_im8)(target_t *target, u8 xpsr_im, int rot, int spsr);
  66         void (*write_core_regs)(target_t *target, u32 mask, u32 core_regs[16]);
  67
  68         void (*load_word_regs)(target_t *target, u32 mask);
  69         void (*load_hword_reg)(target_t *target, int num);
  70         void (*load_byte_reg)(target_t *target, int num);
  71
  72         void (*store_word_regs)(target_t *target, u32 mask);
  73         void (*store_hword_reg)(target_t *target, int num);
  74         void (*store_byte_reg)(target_t *target, int num);
  75
  76         void (*write_pc)(target_t *target, u32 pc);
  77         void (*branch_resume)(target_t *target);
  78         void (*branch_resume_thumb)(target_t *target);
  79
  80         void (*enable_single_step)(target_t *target);
  81         void (*disable_single_step)(target_t *target);
  82
  83         void (*pre_debug_entry)(target_t *target);
  84         void (*post_debug_entry)(target_t *target);
  85
  86         void (*pre_restore_context)(target_t *target);
  87         void (*post_restore_context)(target_t *target);
  88
  89         armv4_5_common_t armv4_5_common;
  90         void *arch_info;
  91
  92 } arm7_9_common_t;
  93
  94 int arm7_9_register_commands(struct command_context_s *cmd_ctx);
  95
  96 enum target_state arm7_9_poll(target_t *target);
  97
  98 int arm7_9_assert_reset(target_t *target);
  99 int arm7_9_deassert_reset(target_t *target);
 100 int arm7_9_reset_request_halt(target_t *target);
 101 int arm7_9_early_halt(target_t *target);
 102 int arm7_9_soft_reset_halt(struct target_s *target);
 103
 104 int arm7_9_halt(target_t *target);
 105 int arm7_9_debug_entry(target_t *target);
 106 int arm7_9_full_context(target_t *target);
 107 int arm7_9_resume(struct target_s *target, int current, u32 address, int handle_breakpoints, int debug_execution);
 108 int arm7_9_step(struct target_s *target, int current, u32 address, int handle_breakpoints);
 109 int arm7_9_read_core_reg(struct target_s *target, int num, enum armv4_5_mode mode);
 110 int arm7_9_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
 111 int arm7_9_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
 112 int arm7_9_bulk_write_memory(target_t *target, u32 address, u32 count, u8 *buffer);
 113
 114 int arm7_9_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_prams, reg_param_t *reg_param, u32 entry_point, void *arch_info);
 115
 116 int arm7_9_add_breakpoint(struct target_s *target, u32 address, u32 length, enum breakpoint_type type);
 117 int arm7_9_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
 118 int arm7_9_add_watchpoint(struct target_s *target, u32 address, u32 length, enum watchpoint_rw rw);
 119 int arm7_9_remove_watchpoint(struct target_s *target, watchpoint_t *watchpoint);
 120
 121 void arm7_9_enable_eice_step(target_t *target);
 122 void arm7_9_disable_eice_step(target_t *target);
 123
 124 int arm7_9_execute_sys_speed(struct target_s *target);
 125
 126 int arm7_9_init_arch_info(target_t *target, arm7_9_common_t *arm7_9);
 127
 128
 129 #endif /* ARM7_9_COMMON_H */