1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
27 #include "replacements.h"
40 #define _DEBUG_INSTRUCTION_EXECUTION_
43 char* armv7m_mode_strings
[] =
48 char* armv7m_state_strings
[] =
53 char* armv7m_exception_strings
[] =
55 "", "Reset", "NMI", "HardFault", "MemManage", "BusFault", "UsageFault", "RESERVED", "RESERVED", "RESERVED", "RESERVED",
56 "SVCall", "DebugMonitor", "RESERVED", "PendSV", "SysTick"
59 char* armv7m_core_reg_list
[] =
61 /* Registers accessed through core debug */
62 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
65 /* Registers accessed through MSR instructions */
66 /* "apsr", "iapsr", "ipsr", "epsr", */
67 "primask", "basepri", "faultmask", "control"
70 char* armv7m_core_dbgreg_list
[] =
72 /* Registers accessed through core debug */
73 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12",
76 /* Registers accessed through MSR instructions */
77 /* "dbg_apsr", "iapsr", "ipsr", "epsr", */
78 "primask", "basepri", "faultmask", "dbg_control"
81 u8 armv7m_gdb_dummy_fp_value
[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
83 reg_t armv7m_gdb_dummy_fp_reg
=
85 "GDB dummy floating-point register", armv7m_gdb_dummy_fp_value
, 0, 1, 96, NULL
, 0, NULL
, 0
88 armv7m_core_reg_t armv7m_core_reg_list_arch_info
[] =
90 /* CORE_GP are accesible using the core debug registers */
91 {0, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
92 {1, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
93 {2, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
94 {3, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
95 {4, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
96 {5, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
97 {6, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
98 {7, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
99 {8, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
100 {9, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
101 {10, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
102 {11, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
103 {12, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
104 {13, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
105 {14, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
106 {15, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
},
108 {16, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* xPSR */
109 {17, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* MSP */
110 {18, ARMV7M_REGISTER_CORE_GP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PSP */
112 /* CORE_SP are accesible using MSR and MRS instructions */
114 {0x00, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* APSR */
115 {0x01, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* IAPSR */
116 {0x05, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* IPSR */
117 {0x06, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* EPSR */
120 {0x10, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* PRIMASK */
121 {0x11, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* BASEPRI */
122 {0x13, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
}, /* FAULTMASK */
123 {0x14, ARMV7M_REGISTER_CORE_SP
, ARMV7M_MODE_ANY
, NULL
, NULL
} /* CONTROL */
126 int armv7m_core_reg_arch_type
= -1;
128 /* Keep different contexts for the process being debugged and debug algorithms */
129 enum armv7m_runcontext
armv7m_get_context(target_t
*target
)
131 /* get pointers to arch-specific information */
132 armv7m_common_t
*armv7m
= target
->arch_info
;
134 if (armv7m
->process_context
== armv7m
->core_cache
)
135 return ARMV7M_PROCESS_CONTEXT
;
136 if (armv7m
->debug_context
== armv7m
->core_cache
)
137 return ARMV7M_DEBUG_CONTEXT
;
139 ERROR("Invalid runcontext");
143 int armv7m_use_context(target_t
*target
, enum armv7m_runcontext new_ctx
)
146 /* get pointers to arch-specific information */
147 armv7m_common_t
*armv7m
= target
->arch_info
;
149 if ((target
->state
!= TARGET_HALTED
) && (target
->state
!= TARGET_RESET
))
151 WARNING("target not halted, switch context ");
152 return ERROR_TARGET_NOT_HALTED
;
155 if (new_ctx
== armv7m_get_context(target
))
160 case ARMV7M_PROCESS_CONTEXT
:
161 armv7m
->core_cache
= armv7m
->process_context
;
163 case ARMV7M_DEBUG_CONTEXT
:
164 armv7m
->core_cache
= armv7m
->debug_context
;
167 ERROR("Invalid runcontext");
170 /* Mark registers in new context as dirty to force reload when run */
172 for (i
= 0; i
< armv7m
->core_cache
->num_regs
; i
++)
174 armv7m
->core_cache
->reg_list
[i
].dirty
= 1;
180 int armv7m_restore_context(target_t
*target
)
184 /* get pointers to arch-specific information */
185 armv7m_common_t
*armv7m
= target
->arch_info
;
189 if (armv7m
->pre_restore_context
)
190 armv7m
->pre_restore_context(target
);
192 for (i
= ARMV7NUMCOREREGS
-1; i
>= 0; i
--)
194 if (armv7m
->core_cache
->reg_list
[i
].dirty
)
196 armv7m
->write_core_reg(target
, i
);
200 if (armv7m
->post_restore_context
)
201 armv7m
->post_restore_context(target
);
206 /* Core state functions */
207 char *armv7m_exception_string(int number
)
209 static char enamebuf
[32];
211 if ((number
< 0) | (number
> 511))
212 return "Invalid exception";
214 return armv7m_exception_strings
[number
];
215 sprintf(enamebuf
, "External Interrupt(%i)", number
- 16);
219 int armv7m_get_core_reg(reg_t
*reg
)
222 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
223 target_t
*target
= armv7m_reg
->target
;
224 armv7m_common_t
*armv7m_target
= target
->arch_info
;
226 if (target
->state
!= TARGET_HALTED
)
228 return ERROR_TARGET_NOT_HALTED
;
231 retval
= armv7m_target
->read_core_reg(target
, armv7m_reg
->num
);
236 int armv7m_set_core_reg(reg_t
*reg
, u8
*buf
)
238 armv7m_core_reg_t
*armv7m_reg
= reg
->arch_info
;
239 target_t
*target
= armv7m_reg
->target
;
240 u32 value
= buf_get_u32(buf
, 0, 32);
242 if (target
->state
!= TARGET_HALTED
)
244 return ERROR_TARGET_NOT_HALTED
;
247 buf_set_u32(reg
->value
, 0, 32, value
);
254 int armv7m_read_core_reg(struct target_s
*target
, int num
)
258 armv7m_core_reg_t
* armv7m_core_reg
;
260 /* get pointers to arch-specific information */
261 armv7m_common_t
*armv7m
= target
->arch_info
;
263 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
264 return ERROR_INVALID_ARGUMENTS
;
266 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
267 retval
= armv7m
->load_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, ®_value
);
268 buf_set_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
269 armv7m
->core_cache
->reg_list
[num
].valid
= 1;
270 armv7m
->core_cache
->reg_list
[num
].dirty
= 0;
275 int armv7m_write_core_reg(struct target_s
*target
, int num
)
279 armv7m_core_reg_t
*armv7m_core_reg
;
281 /* get pointers to arch-specific information */
282 armv7m_common_t
*armv7m
= target
->arch_info
;
284 if ((num
< 0) || (num
>= ARMV7NUMCOREREGS
))
285 return ERROR_INVALID_ARGUMENTS
;
287 reg_value
= buf_get_u32(armv7m
->core_cache
->reg_list
[num
].value
, 0, 32);
288 armv7m_core_reg
= armv7m
->core_cache
->reg_list
[num
].arch_info
;
289 retval
= armv7m
->store_core_reg_u32(target
, armv7m_core_reg
->type
, armv7m_core_reg
->num
, reg_value
);
290 if (retval
!= ERROR_OK
)
292 ERROR("JTAG failure");
293 armv7m
->core_cache
->reg_list
[num
].dirty
= armv7m
->core_cache
->reg_list
[num
].valid
;
294 return ERROR_JTAG_DEVICE_ERROR
;
296 DEBUG("write core reg %i value 0x%x", num
, reg_value
);
297 armv7m
->core_cache
->reg_list
[num
].valid
= 1;
298 armv7m
->core_cache
->reg_list
[num
].dirty
= 0;
303 int armv7m_invalidate_core_regs(target_t
*target
)
305 /* get pointers to arch-specific information */
306 armv7m_common_t
*armv7m
= target
->arch_info
;
309 for (i
= 0; i
< armv7m
->core_cache
->num_regs
; i
++)
311 armv7m
->core_cache
->reg_list
[i
].valid
= 0;
312 armv7m
->core_cache
->reg_list
[i
].dirty
= 0;
318 int armv7m_get_gdb_reg_list(target_t
*target
, reg_t
**reg_list
[], int *reg_list_size
)
320 /* get pointers to arch-specific information */
321 armv7m_common_t
*armv7m
= target
->arch_info
;
325 *reg_list
= malloc(sizeof(reg_t
*) * (*reg_list_size
));
327 /* TODOLATER correct list of registers, names ? */
328 for (i
= 0; i
< *reg_list_size
; i
++)
330 if (i
< ARMV7NUMCOREREGS
)
331 (*reg_list
)[i
] = &armv7m
->process_context
->reg_list
[i
];
333 (*reg_list
)[i
] = &armv7m_gdb_dummy_fp_reg
;
335 /* ARMV7M is always in thumb mode, try to make GDB understand this if it does not support this arch */
336 armv7m
->process_context
->reg_list
[15].value
[0] |= 1;
337 (*reg_list
)[25] = &armv7m
->process_context
->reg_list
[ARMV7M_xPSR
];
341 int armv7m_run_algorithm(struct target_s
*target
, int num_mem_params
, mem_param_t
*mem_params
, int num_reg_params
, reg_param_t
*reg_params
, u32 entry_point
, u32 exit_point
, int timeout_ms
, void *arch_info
)
343 /* get pointers to arch-specific information */
344 armv7m_common_t
*armv7m
= target
->arch_info
;
345 armv7m_algorithm_t
*armv7m_algorithm_info
= arch_info
;
346 int retval
= ERROR_OK
;
350 if (armv7m_algorithm_info
->common_magic
!= ARMV7M_COMMON_MAGIC
)
352 ERROR("current target isn't an ARMV7M target");
353 return ERROR_TARGET_INVALID
;
356 if (target
->state
!= TARGET_HALTED
)
358 WARNING("target not halted");
359 return ERROR_TARGET_NOT_HALTED
;
362 /* refresh core register cache */
363 /* Not needed if core register cache is always consistent with target process state */
364 armv7m_use_context(target
, ARMV7M_DEBUG_CONTEXT
);
366 for (i
= 0; i
< num_mem_params
; i
++)
368 target_write_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
371 for (i
= 0; i
< num_reg_params
; i
++)
373 reg_t
*reg
= register_get_by_name(armv7m
->core_cache
, reg_params
[i
].reg_name
, 0);
378 ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
382 if (reg
->size
!= reg_params
[i
].size
)
384 ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
388 regvalue
= buf_get_u32(reg_params
[i
].value
, 0, 32);
389 armv7m_set_core_reg(reg
, reg_params
[i
].value
);
392 /* ARMV7M always runs in Thumb state */
393 if ((retval
= breakpoint_add(target
, exit_point
, 2, BKPT_SOFT
)) != ERROR_OK
)
395 ERROR("can't add breakpoint to finish algorithm execution");
396 return ERROR_TARGET_FAILURE
;
399 /* This code relies on the target specific resume() and poll()->debug_entry()
400 sequence to write register values to the processor and the read them back */
401 target
->type
->resume(target
, 0, entry_point
, 1, 1);
402 target
->type
->poll(target
);
404 while (target
->state
!= TARGET_HALTED
)
407 target
->type
->poll(target
);
408 if ((timeout_ms
-= 5) <= 0)
410 ERROR("timeout waiting for algorithm to complete, trying to halt target");
411 target
->type
->halt(target
);
413 while (target
->state
!= TARGET_HALTED
)
416 target
->type
->poll(target
);
417 if ((timeout_ms
-= 10) <= 0)
419 ERROR("target didn't reenter debug state, exiting");
423 armv7m
->load_core_reg_u32(target
, ARMV7M_REGISTER_CORE_GP
, 15, &pc
);
424 DEBUG("failed algoritm halted at 0x%x ", pc
);
425 retval
= ERROR_TARGET_TIMEOUT
;
429 breakpoint_remove(target
, exit_point
);
431 /* Read memory values to mem_params[] */
432 for (i
= 0; i
< num_mem_params
; i
++)
434 if (mem_params
[i
].direction
!= PARAM_OUT
)
435 target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
, mem_params
[i
].value
);
438 /* Copy core register values to reg_params[] */
439 for (i
= 0; i
< num_reg_params
; i
++)
441 if (reg_params
[i
].direction
!= PARAM_OUT
)
443 reg_t
*reg
= register_get_by_name(armv7m
->debug_context
, reg_params
[i
].reg_name
, 0);
447 ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
451 if (reg
->size
!= reg_params
[i
].size
)
453 ERROR("BUG: register '%s' size doesn't match reg_params[i].size", reg_params
[i
].reg_name
);
457 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
464 int armv7m_arch_state(struct target_s
*target
)
466 /* get pointers to arch-specific information */
467 armv7m_common_t
*armv7m
= target
->arch_info
;
469 USER("target halted in %s state due to %s, current mode: %s %s\nxPSR: 0x%8.8x pc: 0x%8.8x",
470 armv7m_state_strings
[armv7m
->core_state
],
471 target_debug_reason_strings
[target
->debug_reason
],
472 armv7m_mode_strings
[armv7m
->core_mode
],
473 armv7m_exception_string(armv7m
->exception_number
),
474 buf_get_u32(armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].value
, 0, 32),
475 buf_get_u32(armv7m
->core_cache
->reg_list
[15].value
, 0, 32));
480 reg_cache_t
*armv7m_build_reg_cache(target_t
*target
)
482 /* get pointers to arch-specific information */
483 armv7m_common_t
*armv7m
= target
->arch_info
;
485 int num_regs
= ARMV7NUMCOREREGS
;
486 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
487 reg_cache_t
*cache
= malloc(sizeof(reg_cache_t
));
488 reg_t
*reg_list
= malloc(sizeof(reg_t
) * num_regs
);
489 armv7m_core_reg_t
*arch_info
= malloc(sizeof(armv7m_core_reg_t
) * num_regs
);
492 if (armv7m_core_reg_arch_type
== -1)
493 armv7m_core_reg_arch_type
= register_reg_arch_type(armv7m_get_core_reg
, armv7m_set_core_reg
);
495 /* Build the process context cache */
496 cache
->name
= "arm v7m registers";
498 cache
->reg_list
= reg_list
;
499 cache
->num_regs
= num_regs
;
501 armv7m
->core_cache
= cache
;
502 armv7m
->process_context
= cache
;
504 for (i
= 0; i
< num_regs
; i
++)
506 arch_info
[i
] = armv7m_core_reg_list_arch_info
[i
];
507 arch_info
[i
].target
= target
;
508 arch_info
[i
].armv7m_common
= armv7m
;
509 reg_list
[i
].name
= armv7m_core_reg_list
[i
];
510 reg_list
[i
].size
= 32;
511 reg_list
[i
].value
= calloc(1, 4);
512 reg_list
[i
].dirty
= 0;
513 reg_list
[i
].valid
= 0;
514 reg_list
[i
].bitfield_desc
= NULL
;
515 reg_list
[i
].num_bitfields
= 0;
516 reg_list
[i
].arch_type
= armv7m_core_reg_arch_type
;
517 reg_list
[i
].arch_info
= &arch_info
[i
];
520 /* Build the debug context cache*/
521 cache
= malloc(sizeof(reg_cache_t
));
522 reg_list
= malloc(sizeof(reg_t
) * num_regs
);
524 cache
->name
= "arm v7m debug registers";
526 cache
->reg_list
= reg_list
;
527 cache
->num_regs
= num_regs
;
528 armv7m
->debug_context
= cache
;
529 armv7m
->process_context
->next
= cache
;
531 for (i
= 0; i
< num_regs
; i
++)
533 reg_list
[i
].name
= armv7m_core_dbgreg_list
[i
];
534 reg_list
[i
].size
= 32;
535 reg_list
[i
].value
= calloc(1, 4);
536 reg_list
[i
].dirty
= 0;
537 reg_list
[i
].valid
= 0;
538 reg_list
[i
].bitfield_desc
= NULL
;
539 reg_list
[i
].num_bitfields
= 0;
540 reg_list
[i
].arch_type
= armv7m_core_reg_arch_type
;
541 reg_list
[i
].arch_info
= &arch_info
[i
];
547 int armv7m_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
549 armv7m_build_reg_cache(target
);
554 int armv7m_init_arch_info(target_t
*target
, armv7m_common_t
*armv7m
)
556 /* register arch-specific functions */
558 target
->arch_info
= armv7m
;
559 armv7m
->core_state
= ARMV7M_STATE_THUMB
;
560 armv7m
->read_core_reg
= armv7m_read_core_reg
;
561 armv7m
->write_core_reg
= armv7m_write_core_reg
;
566 int armv7m_register_commands(struct command_context_s
*cmd_ctx
)
571 int armv7m_checksum_memory(struct target_s
*target
, u32 address
, u32 count
, u32
* checksum
)
573 working_area_t
*crc_algorithm
;
574 armv7m_algorithm_t armv7m_info
;
575 reg_param_t reg_params
[2];
578 u16 cortex_m3_crc_code
[] = {
579 0x4602, /* mov r2, r0 */
580 0xF04F, 0x30FF, /* mov r0, #0xffffffff */
581 0x460B, /* mov r3, r1 */
582 0xF04F, 0x0400, /* mov r4, #0 */
583 0xE013, /* b ncomp */
585 0x5D11, /* ldrb r1, [r2, r4] */
586 0xF8DF, 0x7028, /* ldr r7, CRC32XOR */
587 0xEA80, 0x6001, /* eor r0, r0, r1, asl #24 */
589 0xF04F, 0x0500, /* mov r5, #0 */
591 0x2800, /* cmp r0, #0 */
592 0xEA4F, 0x0640, /* mov r6, r0, asl #1 */
593 0xF105, 0x0501, /* add r5, r5, #1 */
594 0x4630, /* mov r0, r6 */
596 0xEA86, 0x0007, /* eor r0, r6, r7 */
597 0x2D08, /* cmp r5, #8 */
598 0xD1F4, /* bne loop */
600 0xF104, 0x0401, /* add r4, r4, #1 */
602 0x429C, /* cmp r4, r3 */
603 0xD1E9, /* bne nbyte */
606 0x1DB7, 0x04C1 /* CRC32XOR: .word 0x04C11DB7 */
611 if (target_alloc_working_area(target
, sizeof(cortex_m3_crc_code
), &crc_algorithm
) != ERROR_OK
)
613 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
616 /* convert flash writing code into a buffer in target endianness */
617 for (i
= 0; i
< (sizeof(cortex_m3_crc_code
)/sizeof(u16
)); i
++)
618 target_write_u16(target
, crc_algorithm
->address
+ i
*sizeof(u16
), cortex_m3_crc_code
[i
]);
620 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
621 armv7m_info
.core_mode
= ARMV7M_MODE_ANY
;
622 armv7m_info
.core_state
= ARMV7M_STATE_THUMB
;
624 init_reg_param(®_params
[0], "r0", 32, PARAM_IN_OUT
);
625 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
);
627 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
628 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
630 if ((retval
= target
->type
->run_algorithm(target
, 0, NULL
, 2, reg_params
,
631 crc_algorithm
->address
, crc_algorithm
->address
+ (sizeof(cortex_m3_crc_code
)-6), 20000, &armv7m_info
)) != ERROR_OK
)
633 ERROR("error executing cortex_m3 crc algorithm");
634 destroy_reg_param(®_params
[0]);
635 destroy_reg_param(®_params
[1]);
636 target_free_working_area(target
, crc_algorithm
);
640 *checksum
= buf_get_u32(reg_params
[0].value
, 0, 32);
642 destroy_reg_param(®_params
[0]);
643 destroy_reg_param(®_params
[1]);
645 target_free_working_area(target
, crc_algorithm
);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)