1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
27 #ifndef ARMV7M_COMMON_H
28 #define ARMV7M_COMMON_H
30 #include "arm_adi_v5.h"
33 /* define for enabling armv7 gdb workarounds */
35 #define ARMV7_GDB_HACKS
38 #ifdef ARMV7_GDB_HACKS
39 extern uint8_t armv7m_gdb_dummy_cpsr_value
[];
40 extern struct reg armv7m_gdb_dummy_cpsr_reg
;
43 extern const int armv7m_psp_reg_map
[];
44 extern const int armv7m_msp_reg_map
[];
46 char *armv7m_exception_string(int number
);
48 /* offsets into armv7m core register cache */
50 /* for convenience, the first set of indices match
51 * the Cortex-M3/-M4 DCRSR selectors
77 /* this next set of indices is arbitrary */
83 /* 32bit Floating-point registers */
117 /* 64bit Floating-point registers */
135 /* Floating-point status registers */
148 #define ARMV7M_COMMON_MAGIC 0x2A452A45
150 struct armv7m_common
{
154 int exception_number
;
155 struct adiv5_dap dap
;
160 /* stlink is a high level adapter, does not support all functions */
163 /* Direct processor core register read and writes */
164 int (*load_core_reg_u32
)(struct target
*target
, uint32_t num
, uint32_t *value
);
165 int (*store_core_reg_u32
)(struct target
*target
, uint32_t num
, uint32_t value
);
167 /* register cache to processor synchronization */
168 int (*read_core_reg
)(struct target
*target
, unsigned num
);
169 int (*write_core_reg
)(struct target
*target
, unsigned num
);
171 int (*examine_debug_reason
)(struct target
*target
);
172 int (*post_debug_entry
)(struct target
*target
);
174 void (*pre_restore_context
)(struct target
*target
);
177 static inline struct armv7m_common
*
178 target_to_armv7m(struct target
*target
)
180 return container_of(target
->arch_info
, struct armv7m_common
, arm
);
183 static inline bool is_armv7m(struct armv7m_common
*armv7m
)
185 return armv7m
->common_magic
== ARMV7M_COMMON_MAGIC
;
188 struct armv7m_algorithm
{
191 enum arm_mode core_mode
;
193 uint32_t context
[ARMV7M_LAST_REG
]; /* ARMV7M_NUM_REGS */
196 struct reg_cache
*armv7m_build_reg_cache(struct target
*target
);
197 enum armv7m_mode
armv7m_number_to_mode(int number
);
198 int armv7m_mode_to_number(enum armv7m_mode mode
);
200 int armv7m_arch_state(struct target
*target
);
201 int armv7m_get_gdb_reg_list(struct target
*target
,
202 struct reg
**reg_list
[], int *reg_list_size
);
204 int armv7m_init_arch_info(struct target
*target
, struct armv7m_common
*armv7m
);
206 int armv7m_run_algorithm(struct target
*target
,
207 int num_mem_params
, struct mem_param
*mem_params
,
208 int num_reg_params
, struct reg_param
*reg_params
,
209 uint32_t entry_point
, uint32_t exit_point
,
210 int timeout_ms
, void *arch_info
);
212 int armv7m_start_algorithm(struct target
*target
,
213 int num_mem_params
, struct mem_param
*mem_params
,
214 int num_reg_params
, struct reg_param
*reg_params
,
215 uint32_t entry_point
, uint32_t exit_point
,
218 int armv7m_wait_algorithm(struct target
*target
,
219 int num_mem_params
, struct mem_param
*mem_params
,
220 int num_reg_params
, struct reg_param
*reg_params
,
221 uint32_t exit_point
, int timeout_ms
,
224 int armv7m_invalidate_core_regs(struct target
*target
);
226 int armv7m_restore_context(struct target
*target
);
228 int armv7m_checksum_memory(struct target
*target
,
229 uint32_t address
, uint32_t count
, uint32_t *checksum
);
230 int armv7m_blank_check_memory(struct target
*target
,
231 uint32_t address
, uint32_t count
, uint32_t *blank
);
233 int armv7m_maybe_skip_bkpt_inst(struct target
*target
, bool *inst_found
);
235 extern const struct command_registration armv7m_command_handlers
[];
237 #endif /* ARMV7M_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)