1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2009 by Dirk Behme *
12 * dirk.behme@gmail.com - copy from cortex_m3 *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
29 * Cortex-A8(tm) TRM, ARM DDI 0344H *
31 ***************************************************************************/
36 #include "breakpoints.h"
37 #include "cortex_a8.h"
39 #include "target_request.h"
40 #include "target_type.h"
42 static int cortex_a8_poll(struct target
*target
);
43 static int cortex_a8_debug_entry(struct target
*target
);
44 static int cortex_a8_restore_context(struct target
*target
);
45 static int cortex_a8_set_breakpoint(struct target
*target
,
46 struct breakpoint
*breakpoint
, uint8_t matchmode
);
47 static int cortex_a8_unset_breakpoint(struct target
*target
,
48 struct breakpoint
*breakpoint
);
49 static int cortex_a8_dap_read_coreregister_u32(struct target
*target
,
50 uint32_t *value
, int regnum
);
51 static int cortex_a8_dap_write_coreregister_u32(struct target
*target
,
52 uint32_t value
, int regnum
);
54 * FIXME do topology discovery using the ROM; don't
55 * assume this is an OMAP3.
57 #define swjdp_memoryap 0
58 #define swjdp_debugap 1
59 #define OMAP3530_DEBUG_BASE 0x54011000
62 * Cortex-A8 Basic debug access, very low level assumes state is saved
64 static int cortex_a8_init_debug_access(struct target
*target
)
66 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
67 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
74 /* Unlocking the debug registers for modification */
75 /* The debugport might be uninitialised so try twice */
76 retval
= mem_ap_write_atomic_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_LOCKACCESS
, 0xC5ACCE55);
77 if (retval
!= ERROR_OK
)
78 mem_ap_write_atomic_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_LOCKACCESS
, 0xC5ACCE55);
79 /* Clear Sticky Power Down status Bit in PRSR to enable access to
80 the registers in the Core Power Domain */
81 retval
= mem_ap_read_atomic_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_PRSR
, &dummy
);
82 /* Enabling of instruction execution in debug mode is done in debug_entry code */
84 /* Resync breakpoint registers */
86 /* Since this is likley called from init or reset, update targtet state information*/
87 cortex_a8_poll(target
);
92 int cortex_a8_exec_opcode(struct target
*target
, uint32_t opcode
)
96 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
97 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
99 LOG_DEBUG("exec opcode 0x%08" PRIx32
, opcode
);
102 retval
= mem_ap_read_atomic_u32(swjdp
,
103 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
104 if (retval
!= ERROR_OK
)
106 LOG_ERROR("Could not read DSCR register, opcode = 0x%08" PRIx32
, opcode
);
110 while ((dscr
& (1 << DSCR_INSTR_COMP
)) == 0); /* Wait for InstrCompl bit to be set */
112 mem_ap_write_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_ITR
, opcode
);
116 retval
= mem_ap_read_atomic_u32(swjdp
,
117 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
118 if (retval
!= ERROR_OK
)
120 LOG_ERROR("Could not read DSCR register");
124 while ((dscr
& (1 << DSCR_INSTR_COMP
)) == 0); /* Wait for InstrCompl bit to be set */
129 /**************************************************************************
130 Read core register with very few exec_opcode, fast but needs work_area.
131 This can cause problems with MMU active.
132 **************************************************************************/
133 static int cortex_a8_read_regs_through_mem(struct target
*target
, uint32_t address
,
136 int retval
= ERROR_OK
;
137 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
138 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
140 cortex_a8_dap_read_coreregister_u32(target
, regfile
, 0);
141 cortex_a8_dap_write_coreregister_u32(target
, address
, 0);
142 cortex_a8_exec_opcode(target
, ARMV4_5_STMIA(0, 0xFFFE, 0, 0));
143 dap_ap_select(swjdp
, swjdp_memoryap
);
144 mem_ap_read_buf_u32(swjdp
, (uint8_t *)(®file
[1]), 4*15, address
);
145 dap_ap_select(swjdp
, swjdp_debugap
);
150 static int cortex_a8_read_cp(struct target
*target
, uint32_t *value
, uint8_t CP
,
151 uint8_t op1
, uint8_t CRn
, uint8_t CRm
, uint8_t op2
)
154 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
155 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
157 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(CP
, op1
, 0, CRn
, CRm
, op2
));
158 /* Move R0 to DTRTX */
159 cortex_a8_exec_opcode(target
, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
162 retval
= mem_ap_read_atomic_u32(swjdp
,
163 armv7a
->debug_base
+ CPUDBG_DTRTX
, value
);
168 static int cortex_a8_write_cp(struct target
*target
, uint32_t value
,
169 uint8_t CP
, uint8_t op1
, uint8_t CRn
, uint8_t CRm
, uint8_t op2
)
173 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
174 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
176 LOG_DEBUG("CP%i, CRn %i, value 0x%08" PRIx32
, CP
, CRn
, value
);
178 /* Check that DCCRX is not full */
179 retval
= mem_ap_read_atomic_u32(swjdp
,
180 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
181 if (dscr
& (1 << DSCR_DTR_RX_FULL
))
183 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32
, dscr
);
184 /* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */
185 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
188 retval
= mem_ap_write_u32(swjdp
,
189 armv7a
->debug_base
+ CPUDBG_DTRRX
, value
);
190 /* Move DTRRX to r0 */
191 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
193 cortex_a8_exec_opcode(target
, ARMV4_5_MCR(CP
, op1
, 0, CRn
, CRm
, op2
));
197 static int cortex_a8_read_cp15(struct target
*target
, uint32_t op1
, uint32_t op2
,
198 uint32_t CRn
, uint32_t CRm
, uint32_t *value
)
200 return cortex_a8_read_cp(target
, value
, 15, op1
, CRn
, CRm
, op2
);
203 static int cortex_a8_write_cp15(struct target
*target
, uint32_t op1
, uint32_t op2
,
204 uint32_t CRn
, uint32_t CRm
, uint32_t value
)
206 return cortex_a8_write_cp(target
, value
, 15, op1
, CRn
, CRm
, op2
);
209 static int cortex_a8_mrc(struct target
*target
, int cpnum
, uint32_t op1
, uint32_t op2
, uint32_t CRn
, uint32_t CRm
, uint32_t *value
)
213 LOG_ERROR("Only cp15 is supported");
216 return cortex_a8_read_cp15(target
, op1
, op2
, CRn
, CRm
, value
);
219 static int cortex_a8_mcr(struct target
*target
, int cpnum
, uint32_t op1
, uint32_t op2
, uint32_t CRn
, uint32_t CRm
, uint32_t value
)
223 LOG_ERROR("Only cp15 is supported");
226 return cortex_a8_write_cp15(target
, op1
, op2
, CRn
, CRm
, value
);
231 static int cortex_a8_dap_read_coreregister_u32(struct target
*target
,
232 uint32_t *value
, int regnum
)
234 int retval
= ERROR_OK
;
235 uint8_t reg
= regnum
&0xFF;
237 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
238 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
245 /* Rn to DCCTX, "MCR p14, 0, Rn, c0, c5, 0" 0xEE00nE15 */
246 cortex_a8_exec_opcode(target
, ARMV4_5_MCR(14, 0, reg
, 0, 5, 0));
250 /* "MOV r0, r15"; then move r0 to DCCTX */
251 cortex_a8_exec_opcode(target
, 0xE1A0000F);
252 cortex_a8_exec_opcode(target
, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
256 /* "MRS r0, CPSR" or "MRS r0, SPSR"
257 * then move r0 to DCCTX
259 cortex_a8_exec_opcode(target
, ARMV4_5_MRS(0, reg
& 1));
260 cortex_a8_exec_opcode(target
, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
266 retval
= mem_ap_read_atomic_u32(swjdp
,
267 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
269 while ((dscr
& (1 << DSCR_DTR_TX_FULL
)) == 0); /* Wait for DTRRXfull */
271 retval
= mem_ap_read_atomic_u32(swjdp
,
272 armv7a
->debug_base
+ CPUDBG_DTRTX
, value
);
273 LOG_DEBUG("read DCC 0x%08" PRIx32
, *value
);
278 static int cortex_a8_dap_write_coreregister_u32(struct target
*target
,
279 uint32_t value
, int regnum
)
281 int retval
= ERROR_OK
;
282 uint8_t Rd
= regnum
&0xFF;
284 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
285 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
287 LOG_DEBUG("register %i, value 0x%08" PRIx32
, regnum
, value
);
289 /* Check that DCCRX is not full */
290 retval
= mem_ap_read_atomic_u32(swjdp
,
291 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
292 if (dscr
& (1 << DSCR_DTR_RX_FULL
))
294 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32
, dscr
);
295 /* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */
296 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
303 LOG_DEBUG("write DCC 0x%08" PRIx32
, value
);
304 retval
= mem_ap_write_u32(swjdp
,
305 armv7a
->debug_base
+ CPUDBG_DTRRX
, value
);
309 /* DCCRX to Rn, "MCR p14, 0, Rn, c0, c5, 0", 0xEE00nE15 */
310 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(14, 0, Rd
, 0, 5, 0));
314 /* DCCRX to R0, "MCR p14, 0, R0, c0, c5, 0", 0xEE000E15
317 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
318 cortex_a8_exec_opcode(target
, 0xE1A0F000);
322 /* DCCRX to R0, "MCR p14, 0, R0, c0, c5, 0", 0xEE000E15
323 * then "MSR CPSR_cxsf, r0" or "MSR SPSR_cxsf, r0" (all fields)
325 cortex_a8_exec_opcode(target
, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
326 cortex_a8_exec_opcode(target
, ARMV4_5_MSR_GP(0, 0xF, Rd
& 1));
328 /* "Prefetch flush" after modifying execution status in CPSR */
330 cortex_a8_exec_opcode(target
,
331 ARMV4_5_MCR(15, 0, 0, 7, 5, 4));
337 /* Write to memory mapped registers directly with no cache or mmu handling */
338 static int cortex_a8_dap_write_memap_register_u32(struct target
*target
, uint32_t address
, uint32_t value
)
341 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
342 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
344 retval
= mem_ap_write_atomic_u32(swjdp
, address
, value
);
350 * Cortex-A8 Run control
353 static int cortex_a8_poll(struct target
*target
)
355 int retval
= ERROR_OK
;
357 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
358 struct armv7a_common
*armv7a
= &cortex_a8
->armv7a_common
;
359 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
360 enum target_state prev_target_state
= target
->state
;
361 uint8_t saved_apsel
= dap_ap_get_select(swjdp
);
363 dap_ap_select(swjdp
, swjdp_debugap
);
364 retval
= mem_ap_read_atomic_u32(swjdp
,
365 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
366 if (retval
!= ERROR_OK
)
368 dap_ap_select(swjdp
, saved_apsel
);
371 cortex_a8
->cpudbg_dscr
= dscr
;
373 if ((dscr
& 0x3) == 0x3)
375 if (prev_target_state
!= TARGET_HALTED
)
377 /* We have a halting debug event */
378 LOG_DEBUG("Target halted");
379 target
->state
= TARGET_HALTED
;
380 if ((prev_target_state
== TARGET_RUNNING
)
381 || (prev_target_state
== TARGET_RESET
))
383 retval
= cortex_a8_debug_entry(target
);
384 if (retval
!= ERROR_OK
)
387 target_call_event_callbacks(target
,
388 TARGET_EVENT_HALTED
);
390 if (prev_target_state
== TARGET_DEBUG_RUNNING
)
394 retval
= cortex_a8_debug_entry(target
);
395 if (retval
!= ERROR_OK
)
398 target_call_event_callbacks(target
,
399 TARGET_EVENT_DEBUG_HALTED
);
403 else if ((dscr
& 0x3) == 0x2)
405 target
->state
= TARGET_RUNNING
;
409 LOG_DEBUG("Unknown target state dscr = 0x%08" PRIx32
, dscr
);
410 target
->state
= TARGET_UNKNOWN
;
413 dap_ap_select(swjdp
, saved_apsel
);
418 static int cortex_a8_halt(struct target
*target
)
420 int retval
= ERROR_OK
;
422 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
423 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
424 uint8_t saved_apsel
= dap_ap_get_select(swjdp
);
425 dap_ap_select(swjdp
, swjdp_debugap
);
428 * Tell the core to be halted by writing DRCR with 0x1
429 * and then wait for the core to be halted.
431 retval
= mem_ap_write_atomic_u32(swjdp
,
432 armv7a
->debug_base
+ CPUDBG_DRCR
, 0x1);
435 * enter halting debug mode
437 mem_ap_read_atomic_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
438 retval
= mem_ap_write_atomic_u32(swjdp
,
439 armv7a
->debug_base
+ CPUDBG_DSCR
, dscr
| (1 << DSCR_HALT_DBG_MODE
));
441 if (retval
!= ERROR_OK
)
445 mem_ap_read_atomic_u32(swjdp
,
446 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
447 } while ((dscr
& (1 << DSCR_CORE_HALTED
)) == 0);
449 target
->debug_reason
= DBG_REASON_DBGRQ
;
452 dap_ap_select(swjdp
, saved_apsel
);
456 static int cortex_a8_resume(struct target
*target
, int current
,
457 uint32_t address
, int handle_breakpoints
, int debug_execution
)
459 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
460 struct armv4_5_common_s
*armv4_5
= &armv7a
->armv4_5_common
;
461 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
463 // struct breakpoint *breakpoint = NULL;
464 uint32_t resume_pc
, dscr
;
466 uint8_t saved_apsel
= dap_ap_get_select(swjdp
);
467 dap_ap_select(swjdp
, swjdp_debugap
);
469 if (!debug_execution
)
471 target_free_all_working_areas(target
);
472 // cortex_m3_enable_breakpoints(target);
473 // cortex_m3_enable_watchpoints(target);
479 /* Disable interrupts */
480 /* We disable interrupts in the PRIMASK register instead of
481 * masking with C_MASKINTS,
482 * This is probably the same issue as Cortex-M3 Errata 377493:
483 * C_MASKINTS in parallel with disabled interrupts can cause
484 * local faults to not be taken. */
485 buf_set_u32(armv7m
->core_cache
->reg_list
[ARMV7M_PRIMASK
].value
, 0, 32, 1);
486 armv7m
->core_cache
->reg_list
[ARMV7M_PRIMASK
].dirty
= 1;
487 armv7m
->core_cache
->reg_list
[ARMV7M_PRIMASK
].valid
= 1;
489 /* Make sure we are in Thumb mode */
490 buf_set_u32(armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].value
, 0, 32,
491 buf_get_u32(armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].value
, 0, 32) | (1 << 24));
492 armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].dirty
= 1;
493 armv7m
->core_cache
->reg_list
[ARMV7M_xPSR
].valid
= 1;
497 /* current = 1: continue on current pc, otherwise continue at <address> */
498 resume_pc
= buf_get_u32(
499 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
500 armv4_5
->core_mode
, 15).value
,
505 /* Make sure that the Armv7 gdb thumb fixups does not
506 * kill the return address
508 switch (armv4_5
->core_state
)
510 case ARMV4_5_STATE_ARM
:
511 resume_pc
&= 0xFFFFFFFC;
513 case ARMV4_5_STATE_THUMB
:
514 case ARM_STATE_THUMB_EE
:
515 /* When the return address is loaded into PC
516 * bit 0 must be 1 to stay in Thumb state
520 case ARMV4_5_STATE_JAZELLE
:
521 LOG_ERROR("How do I resume into Jazelle state??");
524 LOG_DEBUG("resume pc = 0x%08" PRIx32
, resume_pc
);
525 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
526 armv4_5
->core_mode
, 15).value
,
528 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
529 armv4_5
->core_mode
, 15).dirty
= 1;
530 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
531 armv4_5
->core_mode
, 15).valid
= 1;
533 cortex_a8_restore_context(target
);
534 // arm7_9_restore_context(target); TODO Context is currently NOT Properly restored
536 /* the front-end may request us not to handle breakpoints */
537 if (handle_breakpoints
)
539 /* Single step past breakpoint at current address */
540 if ((breakpoint
= breakpoint_find(target
, resume_pc
)))
542 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint
->address
);
543 cortex_m3_unset_breakpoint(target
, breakpoint
);
544 cortex_m3_single_step_core(target
);
545 cortex_m3_set_breakpoint(target
, breakpoint
);
550 /* Restart core and wait for it to be started */
551 mem_ap_write_atomic_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_DRCR
, 0x2);
554 mem_ap_read_atomic_u32(swjdp
,
555 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
556 } while ((dscr
& (1 << DSCR_CORE_RESTARTED
)) == 0);
558 target
->debug_reason
= DBG_REASON_NOTHALTED
;
559 target
->state
= TARGET_RUNNING
;
561 /* registers are now invalid */
562 register_cache_invalidate(armv4_5
->core_cache
);
564 if (!debug_execution
)
566 target
->state
= TARGET_RUNNING
;
567 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
568 LOG_DEBUG("target resumed at 0x%" PRIx32
, resume_pc
);
572 target
->state
= TARGET_DEBUG_RUNNING
;
573 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
574 LOG_DEBUG("target debug resumed at 0x%" PRIx32
, resume_pc
);
577 dap_ap_select(swjdp
, saved_apsel
);
582 static int cortex_a8_debug_entry(struct target
*target
)
585 uint32_t regfile
[16], pc
, cpsr
, dscr
;
586 int retval
= ERROR_OK
;
587 struct working_area
*regfile_working_area
= NULL
;
588 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
589 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
590 struct armv4_5_common_s
*armv4_5
= &armv7a
->armv4_5_common
;
591 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
594 LOG_DEBUG("dscr = 0x%08" PRIx32
, cortex_a8
->cpudbg_dscr
);
596 /* Enable the ITR execution once we are in debug mode */
597 mem_ap_read_atomic_u32(swjdp
,
598 armv7a
->debug_base
+ CPUDBG_DSCR
, &dscr
);
599 dscr
|= (1 << DSCR_EXT_INT_EN
);
600 retval
= mem_ap_write_atomic_u32(swjdp
,
601 armv7a
->debug_base
+ CPUDBG_DSCR
, dscr
);
603 /* Examine debug reason */
604 switch ((cortex_a8
->cpudbg_dscr
>> 2)&0xF)
608 target
->debug_reason
= DBG_REASON_DBGRQ
;
612 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
615 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
618 target
->debug_reason
= DBG_REASON_UNDEFINED
;
622 /* Examine target state and mode */
623 if (cortex_a8
->fast_reg_read
)
624 target_alloc_working_area(target
, 64, ®file_working_area
);
626 /* First load register acessible through core debug port*/
627 if (!regfile_working_area
)
629 /* FIXME we don't actually need all these registers;
630 * reading them slows us down. Just R0, PC, CPSR...
632 for (i
= 0; i
<= 15; i
++)
633 cortex_a8_dap_read_coreregister_u32(target
,
638 dap_ap_select(swjdp
, swjdp_memoryap
);
639 cortex_a8_read_regs_through_mem(target
,
640 regfile_working_area
->address
, regfile
);
641 dap_ap_select(swjdp
, swjdp_memoryap
);
642 target_free_working_area(target
, regfile_working_area
);
645 /* read Current PSR */
646 cortex_a8_dap_read_coreregister_u32(target
, &cpsr
, 16);
648 dap_ap_select(swjdp
, swjdp_debugap
);
649 LOG_DEBUG("cpsr: %8.8" PRIx32
, cpsr
);
651 armv4_5
->core_mode
= cpsr
& 0x1F;
653 i
= (cpsr
>> 5) & 1; /* T */
654 i
|= (cpsr
>> 23) & 1; /* J << 1 */
656 case 0: /* J = 0, T = 0 */
657 armv4_5
->core_state
= ARMV4_5_STATE_ARM
;
659 case 1: /* J = 0, T = 1 */
660 armv4_5
->core_state
= ARMV4_5_STATE_THUMB
;
662 case 2: /* J = 1, T = 0 */
663 LOG_WARNING("Jazelle state -- not handled");
664 armv4_5
->core_state
= ARMV4_5_STATE_JAZELLE
;
666 case 3: /* J = 1, T = 1 */
667 /* ThumbEE is very much like Thumb, but some of the
668 * instructions are different. Single stepping and
669 * breakpoints need updating...
671 LOG_WARNING("ThumbEE -- incomplete support");
672 armv4_5
->core_state
= ARM_STATE_THUMB_EE
;
677 reg
= armv4_5
->core_cache
->reg_list
+ ARMV4_5_CPSR
;
678 buf_set_u32(reg
->value
, 0, 32, cpsr
);
682 for (i
= 0; i
<= ARM_PC
; i
++)
684 reg
= &ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
685 armv4_5
->core_mode
, i
);
687 buf_set_u32(reg
->value
, 0, 32, regfile
[i
]);
692 /* Fixup PC Resume Address */
695 // T bit set for Thumb or ThumbEE state
696 regfile
[ARM_PC
] -= 4;
701 regfile
[ARM_PC
] -= 8;
703 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
704 armv4_5
->core_mode
, ARM_PC
).value
,
705 0, 32, regfile
[ARM_PC
]);
707 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 0)
708 .dirty
= ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
709 armv4_5
->core_mode
, 0).valid
;
710 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 15)
711 .dirty
= ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
712 armv4_5
->core_mode
, 15).valid
;
715 /* TODO, Move this */
716 uint32_t cp15_control_register
, cp15_cacr
, cp15_nacr
;
717 cortex_a8_read_cp(target
, &cp15_control_register
, 15, 0, 1, 0, 0);
718 LOG_DEBUG("cp15_control_register = 0x%08x", cp15_control_register
);
720 cortex_a8_read_cp(target
, &cp15_cacr
, 15, 0, 1, 0, 2);
721 LOG_DEBUG("cp15 Coprocessor Access Control Register = 0x%08x", cp15_cacr
);
723 cortex_a8_read_cp(target
, &cp15_nacr
, 15, 0, 1, 1, 2);
724 LOG_DEBUG("cp15 Nonsecure Access Control Register = 0x%08x", cp15_nacr
);
727 /* Are we in an exception handler */
728 // armv4_5->exception_number = 0;
729 if (armv7a
->post_debug_entry
)
730 armv7a
->post_debug_entry(target
);
738 static void cortex_a8_post_debug_entry(struct target
*target
)
740 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
741 struct armv7a_common
*armv7a
= &cortex_a8
->armv7a_common
;
743 // cortex_a8_read_cp(target, &cp15_control_register, 15, 0, 1, 0, 0);
744 /* examine cp15 control reg */
745 armv7a
->read_cp15(target
, 0, 0, 1, 0, &cortex_a8
->cp15_control_reg
);
746 jtag_execute_queue();
747 LOG_DEBUG("cp15_control_reg: %8.8" PRIx32
, cortex_a8
->cp15_control_reg
);
749 if (armv7a
->armv4_5_mmu
.armv4_5_cache
.ctype
== -1)
751 uint32_t cache_type_reg
;
752 /* identify caches */
753 armv7a
->read_cp15(target
, 0, 1, 0, 0, &cache_type_reg
);
754 jtag_execute_queue();
755 /* FIXME the armv4_4 cache info DOES NOT APPLY to Cortex-A8 */
756 armv4_5_identify_cache(cache_type_reg
,
757 &armv7a
->armv4_5_mmu
.armv4_5_cache
);
760 armv7a
->armv4_5_mmu
.mmu_enabled
=
761 (cortex_a8
->cp15_control_reg
& 0x1U
) ? 1 : 0;
762 armv7a
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
=
763 (cortex_a8
->cp15_control_reg
& 0x4U
) ? 1 : 0;
764 armv7a
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
=
765 (cortex_a8
->cp15_control_reg
& 0x1000U
) ? 1 : 0;
770 static int cortex_a8_step(struct target
*target
, int current
, uint32_t address
,
771 int handle_breakpoints
)
773 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
774 struct armv4_5_common_s
*armv4_5
= &armv7a
->armv4_5_common
;
775 struct breakpoint
*breakpoint
= NULL
;
776 struct breakpoint stepbreakpoint
;
780 if (target
->state
!= TARGET_HALTED
)
782 LOG_WARNING("target not halted");
783 return ERROR_TARGET_NOT_HALTED
;
786 /* current = 1: continue on current pc, otherwise continue at <address> */
789 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
790 armv4_5
->core_mode
, ARM_PC
).value
,
795 address
= buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
796 armv4_5
->core_mode
, ARM_PC
).value
,
800 /* The front-end may request us not to handle breakpoints.
801 * But since Cortex-A8 uses breakpoint for single step,
802 * we MUST handle breakpoints.
804 handle_breakpoints
= 1;
805 if (handle_breakpoints
) {
806 breakpoint
= breakpoint_find(target
,
807 buf_get_u32(ARMV4_5_CORE_REG_MODE(
809 armv4_5
->core_mode
, 15).value
,
812 cortex_a8_unset_breakpoint(target
, breakpoint
);
815 /* Setup single step breakpoint */
816 stepbreakpoint
.address
= address
;
817 stepbreakpoint
.length
= (armv4_5
->core_state
== ARMV4_5_STATE_THUMB
)
819 stepbreakpoint
.type
= BKPT_HARD
;
820 stepbreakpoint
.set
= 0;
822 /* Break on IVA mismatch */
823 cortex_a8_set_breakpoint(target
, &stepbreakpoint
, 0x04);
825 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
827 cortex_a8_resume(target
, 1, address
, 0, 0);
829 while (target
->state
!= TARGET_HALTED
)
831 cortex_a8_poll(target
);
834 LOG_WARNING("timeout waiting for target halt");
839 cortex_a8_unset_breakpoint(target
, &stepbreakpoint
);
840 if (timeout
> 0) target
->debug_reason
= DBG_REASON_BREAKPOINT
;
843 cortex_a8_set_breakpoint(target
, breakpoint
, 0);
845 if (target
->state
!= TARGET_HALTED
)
846 LOG_DEBUG("target stepped");
851 static int cortex_a8_restore_context(struct target
*target
)
855 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
856 struct armv4_5_common_s
*armv4_5
= &armv7a
->armv4_5_common
;
860 if (armv7a
->pre_restore_context
)
861 armv7a
->pre_restore_context(target
);
863 for (i
= 15; i
>= 0; i
--)
865 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
866 armv4_5
->core_mode
, i
).dirty
)
868 value
= buf_get_u32(ARMV4_5_CORE_REG_MODE(
870 armv4_5
->core_mode
, i
).value
,
872 /* TODO Check return values */
873 cortex_a8_dap_write_coreregister_u32(target
, value
, i
);
877 if (armv7a
->post_restore_context
)
878 armv7a
->post_restore_context(target
);
886 * Cortex-A8 Core register functions
888 static int cortex_a8_load_core_reg_u32(struct target
*target
, int num
,
889 armv4_5_mode_t mode
, uint32_t * value
)
892 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
894 if ((num
<= ARM_CPSR
))
896 /* read a normal core register */
897 retval
= cortex_a8_dap_read_coreregister_u32(target
, value
, num
);
899 if (retval
!= ERROR_OK
)
901 LOG_ERROR("JTAG failure %i", retval
);
902 return ERROR_JTAG_DEVICE_ERROR
;
904 LOG_DEBUG("load from core reg %i value 0x%" PRIx32
, num
, *value
);
908 return ERROR_INVALID_ARGUMENTS
;
911 /* Register other than r0 - r14 uses r0 for access */
913 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
914 armv4_5
->core_mode
, 0).dirty
=
915 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
916 armv4_5
->core_mode
, 0).valid
;
917 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
918 armv4_5
->core_mode
, 15).dirty
=
919 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
920 armv4_5
->core_mode
, 15).valid
;
925 static int cortex_a8_store_core_reg_u32(struct target
*target
, int num
,
926 armv4_5_mode_t mode
, uint32_t value
)
930 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
932 #ifdef ARMV7_GDB_HACKS
933 /* If the LR register is being modified, make sure it will put us
934 * in "thumb" mode, or an INVSTATE exception will occur. This is a
935 * hack to deal with the fact that gdb will sometimes "forge"
936 * return addresses, and doesn't set the LSB correctly (i.e., when
937 * printing expressions containing function calls, it sets LR=0.) */
943 if ((num
<= ARM_CPSR
))
945 retval
= cortex_a8_dap_write_coreregister_u32(target
, value
, num
);
946 if (retval
!= ERROR_OK
)
948 LOG_ERROR("JTAG failure %i", retval
);
949 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
950 armv4_5
->core_mode
, num
).dirty
=
951 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
,
952 armv4_5
->core_mode
, num
).valid
;
953 return ERROR_JTAG_DEVICE_ERROR
;
955 LOG_DEBUG("write core reg %i value 0x%" PRIx32
, num
, value
);
959 return ERROR_INVALID_ARGUMENTS
;
967 static int cortex_a8_write_core_reg(struct target
*target
, int num
,
968 enum armv4_5_mode mode
, uint32_t value
);
970 static int cortex_a8_read_core_reg(struct target
*target
, int num
,
971 enum armv4_5_mode mode
)
975 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
976 struct reg_cache
*cache
= armv4_5
->core_cache
;
978 unsigned cookie
= num
;
980 /* avoid some needless mode changes
981 * FIXME move some of these to shared ARM code...
983 if (mode
!= armv4_5
->core_mode
) {
984 if ((armv4_5
->core_mode
== ARMV4_5_MODE_SYS
)
985 && (mode
== ARMV4_5_MODE_USR
))
986 mode
= ARMV4_5_MODE_ANY
;
987 else if ((mode
!= ARMV4_5_MODE_FIQ
) && (num
<= 12))
988 mode
= ARMV4_5_MODE_ANY
;
990 if (mode
!= ARMV4_5_MODE_ANY
) {
991 cpsr
= buf_get_u32(cache
->reg_list
[ARMV4_5_CPSR
]
993 cortex_a8_write_core_reg(target
, 16,
994 ARMV4_5_MODE_ANY
, mode
);
1000 case ARMV4_5_MODE_USR
:
1001 case ARMV4_5_MODE_SYS
:
1002 case ARMV4_5_MODE_ANY
:
1012 cortex_a8_dap_read_coreregister_u32(target
, &value
, cookie
);
1013 retval
= jtag_execute_queue();
1014 if (retval
== ERROR_OK
) {
1015 struct reg
*r
= &ARMV4_5_CORE_REG_MODE(cache
, mode
, num
);
1019 buf_set_u32(r
->value
, 0, 32, value
);
1023 cortex_a8_write_core_reg(target
, 16, ARMV4_5_MODE_ANY
, cpsr
);
1027 static int cortex_a8_write_core_reg(struct target
*target
, int num
,
1028 enum armv4_5_mode mode
, uint32_t value
)
1031 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
1032 struct reg_cache
*cache
= armv4_5
->core_cache
;
1034 unsigned cookie
= num
;
1036 /* avoid some needless mode changes
1037 * FIXME move some of these to shared ARM code...
1039 if (mode
!= armv4_5
->core_mode
) {
1040 if ((armv4_5
->core_mode
== ARMV4_5_MODE_SYS
)
1041 && (mode
== ARMV4_5_MODE_USR
))
1042 mode
= ARMV4_5_MODE_ANY
;
1043 else if ((mode
!= ARMV4_5_MODE_FIQ
) && (num
<= 12))
1044 mode
= ARMV4_5_MODE_ANY
;
1046 if (mode
!= ARMV4_5_MODE_ANY
) {
1047 cpsr
= buf_get_u32(cache
->reg_list
[ARMV4_5_CPSR
]
1049 cortex_a8_write_core_reg(target
, 16,
1050 ARMV4_5_MODE_ANY
, mode
);
1057 case ARMV4_5_MODE_USR
:
1058 case ARMV4_5_MODE_SYS
:
1059 case ARMV4_5_MODE_ANY
:
1069 cortex_a8_dap_write_coreregister_u32(target
, value
, cookie
);
1070 if ((retval
= jtag_execute_queue()) == ERROR_OK
) {
1071 struct reg
*r
= &ARMV4_5_CORE_REG_MODE(cache
, mode
, num
);
1073 buf_set_u32(r
->value
, 0, 32, value
);
1079 cortex_a8_write_core_reg(target
, 16, ARMV4_5_MODE_ANY
, cpsr
);
1085 * Cortex-A8 Breakpoint and watchpoint fuctions
1088 /* Setup hardware Breakpoint Register Pair */
1089 static int cortex_a8_set_breakpoint(struct target
*target
,
1090 struct breakpoint
*breakpoint
, uint8_t matchmode
)
1095 uint8_t byte_addr_select
= 0x0F;
1096 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
1097 struct armv7a_common
*armv7a
= &cortex_a8
->armv7a_common
;
1098 struct cortex_a8_brp
* brp_list
= cortex_a8
->brp_list
;
1100 if (breakpoint
->set
)
1102 LOG_WARNING("breakpoint already set");
1106 if (breakpoint
->type
== BKPT_HARD
)
1108 while (brp_list
[brp_i
].used
&& (brp_i
< cortex_a8
->brp_num
))
1110 if (brp_i
>= cortex_a8
->brp_num
)
1112 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1115 breakpoint
->set
= brp_i
+ 1;
1116 if (breakpoint
->length
== 2)
1118 byte_addr_select
= (3 << (breakpoint
->address
& 0x02));
1120 control
= ((matchmode
& 0x7) << 20)
1121 | (byte_addr_select
<< 5)
1123 brp_list
[brp_i
].used
= 1;
1124 brp_list
[brp_i
].value
= (breakpoint
->address
& 0xFFFFFFFC);
1125 brp_list
[brp_i
].control
= control
;
1126 cortex_a8_dap_write_memap_register_u32(target
, armv7a
->debug_base
1127 + CPUDBG_BVR_BASE
+ 4 * brp_list
[brp_i
].BRPn
,
1128 brp_list
[brp_i
].value
);
1129 cortex_a8_dap_write_memap_register_u32(target
, armv7a
->debug_base
1130 + CPUDBG_BCR_BASE
+ 4 * brp_list
[brp_i
].BRPn
,
1131 brp_list
[brp_i
].control
);
1132 LOG_DEBUG("brp %i control 0x%0" PRIx32
" value 0x%0" PRIx32
, brp_i
,
1133 brp_list
[brp_i
].control
,
1134 brp_list
[brp_i
].value
);
1136 else if (breakpoint
->type
== BKPT_SOFT
)
1139 if (breakpoint
->length
== 2)
1141 buf_set_u32(code
, 0, 32, ARMV5_T_BKPT(0x11));
1145 buf_set_u32(code
, 0, 32, ARMV5_BKPT(0x11));
1147 retval
= target
->type
->read_memory(target
,
1148 breakpoint
->address
& 0xFFFFFFFE,
1149 breakpoint
->length
, 1,
1150 breakpoint
->orig_instr
);
1151 if (retval
!= ERROR_OK
)
1153 retval
= target
->type
->write_memory(target
,
1154 breakpoint
->address
& 0xFFFFFFFE,
1155 breakpoint
->length
, 1, code
);
1156 if (retval
!= ERROR_OK
)
1158 breakpoint
->set
= 0x11; /* Any nice value but 0 */
1164 static int cortex_a8_unset_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1167 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
1168 struct armv7a_common
*armv7a
= &cortex_a8
->armv7a_common
;
1169 struct cortex_a8_brp
* brp_list
= cortex_a8
->brp_list
;
1171 if (!breakpoint
->set
)
1173 LOG_WARNING("breakpoint not set");
1177 if (breakpoint
->type
== BKPT_HARD
)
1179 int brp_i
= breakpoint
->set
- 1;
1180 if ((brp_i
< 0) || (brp_i
>= cortex_a8
->brp_num
))
1182 LOG_DEBUG("Invalid BRP number in breakpoint");
1185 LOG_DEBUG("rbp %i control 0x%0" PRIx32
" value 0x%0" PRIx32
, brp_i
,
1186 brp_list
[brp_i
].control
, brp_list
[brp_i
].value
);
1187 brp_list
[brp_i
].used
= 0;
1188 brp_list
[brp_i
].value
= 0;
1189 brp_list
[brp_i
].control
= 0;
1190 cortex_a8_dap_write_memap_register_u32(target
, armv7a
->debug_base
1191 + CPUDBG_BCR_BASE
+ 4 * brp_list
[brp_i
].BRPn
,
1192 brp_list
[brp_i
].control
);
1193 cortex_a8_dap_write_memap_register_u32(target
, armv7a
->debug_base
1194 + CPUDBG_BVR_BASE
+ 4 * brp_list
[brp_i
].BRPn
,
1195 brp_list
[brp_i
].value
);
1199 /* restore original instruction (kept in target endianness) */
1200 if (breakpoint
->length
== 4)
1202 retval
= target
->type
->write_memory(target
,
1203 breakpoint
->address
& 0xFFFFFFFE,
1204 4, 1, breakpoint
->orig_instr
);
1205 if (retval
!= ERROR_OK
)
1210 retval
= target
->type
->write_memory(target
,
1211 breakpoint
->address
& 0xFFFFFFFE,
1212 2, 1, breakpoint
->orig_instr
);
1213 if (retval
!= ERROR_OK
)
1217 breakpoint
->set
= 0;
1222 int cortex_a8_add_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1224 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
1226 if ((breakpoint
->type
== BKPT_HARD
) && (cortex_a8
->brp_num_available
< 1))
1228 LOG_INFO("no hardware breakpoint available");
1229 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
1232 if (breakpoint
->type
== BKPT_HARD
)
1233 cortex_a8
->brp_num_available
--;
1234 cortex_a8_set_breakpoint(target
, breakpoint
, 0x00); /* Exact match */
1239 static int cortex_a8_remove_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
1241 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
1244 /* It is perfectly possible to remove brakpoints while the taget is running */
1245 if (target
->state
!= TARGET_HALTED
)
1247 LOG_WARNING("target not halted");
1248 return ERROR_TARGET_NOT_HALTED
;
1252 if (breakpoint
->set
)
1254 cortex_a8_unset_breakpoint(target
, breakpoint
);
1255 if (breakpoint
->type
== BKPT_HARD
)
1256 cortex_a8
->brp_num_available
++ ;
1266 * Cortex-A8 Reset fuctions
1269 static int cortex_a8_assert_reset(struct target
*target
)
1271 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
1275 /* registers are now invalid */
1276 register_cache_invalidate(armv7a
->armv4_5_common
.core_cache
);
1278 target
->state
= TARGET_RESET
;
1283 static int cortex_a8_deassert_reset(struct target
*target
)
1288 if (target
->reset_halt
)
1291 if ((retval
= target_halt(target
)) != ERROR_OK
)
1299 * Cortex-A8 Memory access
1301 * This is same Cortex M3 but we must also use the correct
1302 * ap number for every access.
1305 static int cortex_a8_read_memory(struct target
*target
, uint32_t address
,
1306 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1308 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
1309 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
1310 int retval
= ERROR_INVALID_ARGUMENTS
;
1312 /* cortex_a8 handles unaligned memory access */
1314 // ??? dap_ap_select(swjdp, swjdp_memoryap);
1316 if (count
&& buffer
) {
1319 retval
= mem_ap_read_buf_u32(swjdp
, buffer
, 4 * count
, address
);
1322 retval
= mem_ap_read_buf_u16(swjdp
, buffer
, 2 * count
, address
);
1325 retval
= mem_ap_read_buf_u8(swjdp
, buffer
, count
, address
);
1333 int cortex_a8_write_memory(struct target
*target
, uint32_t address
,
1334 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1336 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
1337 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
1338 int retval
= ERROR_INVALID_ARGUMENTS
;
1340 // ??? dap_ap_select(swjdp, swjdp_memoryap);
1342 if (count
&& buffer
) {
1345 retval
= mem_ap_write_buf_u32(swjdp
, buffer
, 4 * count
, address
);
1348 retval
= mem_ap_write_buf_u16(swjdp
, buffer
, 2 * count
, address
);
1351 retval
= mem_ap_write_buf_u8(swjdp
, buffer
, count
, address
);
1356 if (retval
== ERROR_OK
&& target
->state
== TARGET_HALTED
)
1358 /* The Cache handling will NOT work with MMU active, the wrong addresses will be invalidated */
1359 /* invalidate I-Cache */
1360 if (armv7a
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
)
1362 /* Invalidate ICache single entry with MVA, repeat this for all cache
1363 lines in the address range, Cortex-A8 has fixed 64 byte line length */
1364 /* Invalidate Cache single entry with MVA to PoU */
1365 for (uint32_t cacheline
=address
; cacheline
<address
+size
*count
; cacheline
+=64)
1366 armv7a
->write_cp15(target
, 0, 1, 7, 5, cacheline
); /* I-Cache to PoU */
1368 /* invalidate D-Cache */
1369 if (armv7a
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
)
1371 /* Invalidate Cache single entry with MVA to PoC */
1372 for (uint32_t cacheline
=address
; cacheline
<address
+size
*count
; cacheline
+=64)
1373 armv7a
->write_cp15(target
, 0, 1, 7, 6, cacheline
); /* U/D cache to PoC */
1380 static int cortex_a8_bulk_write_memory(struct target
*target
, uint32_t address
,
1381 uint32_t count
, uint8_t *buffer
)
1383 return cortex_a8_write_memory(target
, address
, 4, count
, buffer
);
1387 static int cortex_a8_dcc_read(struct swjdp_common
*swjdp
, uint8_t *value
, uint8_t *ctrl
)
1392 mem_ap_read_buf_u16(swjdp
, (uint8_t*)&dcrdr
, 1, DCB_DCRDR
);
1393 *ctrl
= (uint8_t)dcrdr
;
1394 *value
= (uint8_t)(dcrdr
>> 8);
1396 LOG_DEBUG("data 0x%x ctrl 0x%x", *value
, *ctrl
);
1398 /* write ack back to software dcc register
1399 * signify we have read data */
1400 if (dcrdr
& (1 << 0))
1403 mem_ap_write_buf_u16(swjdp
, (uint8_t*)&dcrdr
, 1, DCB_DCRDR
);
1410 static int cortex_a8_handle_target_request(void *priv
)
1412 struct target
*target
= priv
;
1413 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
1414 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
1416 if (!target_was_examined(target
))
1418 if (!target
->dbg_msg_enabled
)
1421 if (target
->state
== TARGET_RUNNING
)
1426 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
1428 /* check if we have data */
1429 if (ctrl
& (1 << 0))
1433 /* we assume target is quick enough */
1435 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
1436 request
|= (data
<< 8);
1437 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
1438 request
|= (data
<< 16);
1439 cortex_a8_dcc_read(swjdp
, &data
, &ctrl
);
1440 request
|= (data
<< 24);
1441 target_request(target
, request
);
1449 * Cortex-A8 target information and configuration
1452 static int cortex_a8_examine_first(struct target
*target
)
1454 struct cortex_a8_common
*cortex_a8
= target_to_cortex_a8(target
);
1455 struct armv7a_common
*armv7a
= &cortex_a8
->armv7a_common
;
1456 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
1458 int retval
= ERROR_OK
;
1459 uint32_t didr
, ctypr
, ttypr
, cpuid
;
1463 /* Here we shall insert a proper ROM Table scan */
1464 armv7a
->debug_base
= OMAP3530_DEBUG_BASE
;
1466 /* We do one extra read to ensure DAP is configured,
1467 * we call ahbap_debugport_init(swjdp) instead
1469 ahbap_debugport_init(swjdp
);
1470 mem_ap_read_atomic_u32(swjdp
, armv7a
->debug_base
+ CPUDBG_CPUID
, &cpuid
);
1471 if ((retval
= mem_ap_read_atomic_u32(swjdp
,
1472 armv7a
->debug_base
+ CPUDBG_CPUID
, &cpuid
)) != ERROR_OK
)
1474 LOG_DEBUG("Examine failed");
1478 if ((retval
= mem_ap_read_atomic_u32(swjdp
,
1479 armv7a
->debug_base
+ CPUDBG_CTYPR
, &ctypr
)) != ERROR_OK
)
1481 LOG_DEBUG("Examine failed");
1485 if ((retval
= mem_ap_read_atomic_u32(swjdp
,
1486 armv7a
->debug_base
+ CPUDBG_TTYPR
, &ttypr
)) != ERROR_OK
)
1488 LOG_DEBUG("Examine failed");
1492 if ((retval
= mem_ap_read_atomic_u32(swjdp
,
1493 armv7a
->debug_base
+ CPUDBG_DIDR
, &didr
)) != ERROR_OK
)
1495 LOG_DEBUG("Examine failed");
1499 LOG_DEBUG("cpuid = 0x%08" PRIx32
, cpuid
);
1500 LOG_DEBUG("ctypr = 0x%08" PRIx32
, ctypr
);
1501 LOG_DEBUG("ttypr = 0x%08" PRIx32
, ttypr
);
1502 LOG_DEBUG("didr = 0x%08" PRIx32
, didr
);
1504 /* Setup Breakpoint Register Pairs */
1505 cortex_a8
->brp_num
= ((didr
>> 24) & 0x0F) + 1;
1506 cortex_a8
->brp_num_context
= ((didr
>> 20) & 0x0F) + 1;
1507 cortex_a8
->brp_num_available
= cortex_a8
->brp_num
;
1508 cortex_a8
->brp_list
= calloc(cortex_a8
->brp_num
, sizeof(struct cortex_a8_brp
));
1509 // cortex_a8->brb_enabled = ????;
1510 for (i
= 0; i
< cortex_a8
->brp_num
; i
++)
1512 cortex_a8
->brp_list
[i
].used
= 0;
1513 if (i
< (cortex_a8
->brp_num
-cortex_a8
->brp_num_context
))
1514 cortex_a8
->brp_list
[i
].type
= BRP_NORMAL
;
1516 cortex_a8
->brp_list
[i
].type
= BRP_CONTEXT
;
1517 cortex_a8
->brp_list
[i
].value
= 0;
1518 cortex_a8
->brp_list
[i
].control
= 0;
1519 cortex_a8
->brp_list
[i
].BRPn
= i
;
1522 /* Setup Watchpoint Register Pairs */
1523 cortex_a8
->wrp_num
= ((didr
>> 28) & 0x0F) + 1;
1524 cortex_a8
->wrp_num_available
= cortex_a8
->wrp_num
;
1525 cortex_a8
->wrp_list
= calloc(cortex_a8
->wrp_num
, sizeof(struct cortex_a8_wrp
));
1526 for (i
= 0; i
< cortex_a8
->wrp_num
; i
++)
1528 cortex_a8
->wrp_list
[i
].used
= 0;
1529 cortex_a8
->wrp_list
[i
].type
= 0;
1530 cortex_a8
->wrp_list
[i
].value
= 0;
1531 cortex_a8
->wrp_list
[i
].control
= 0;
1532 cortex_a8
->wrp_list
[i
].WRPn
= i
;
1534 LOG_DEBUG("Configured %i hw breakpoint pairs and %i hw watchpoint pairs",
1535 cortex_a8
->brp_num
, cortex_a8
->wrp_num
);
1537 target_set_examined(target
);
1541 static int cortex_a8_examine(struct target
*target
)
1543 int retval
= ERROR_OK
;
1545 /* don't re-probe hardware after each reset */
1546 if (!target_was_examined(target
))
1547 retval
= cortex_a8_examine_first(target
);
1549 /* Configure core debug access */
1550 if (retval
== ERROR_OK
)
1551 retval
= cortex_a8_init_debug_access(target
);
1557 * Cortex-A8 target creation and initialization
1560 static void cortex_a8_build_reg_cache(struct target
*target
)
1562 struct reg_cache
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
1563 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
1565 armv4_5
->core_type
= ARM_MODE_MON
;
1567 (*cache_p
) = armv4_5_build_reg_cache(target
, armv4_5
);
1568 armv4_5
->core_cache
= (*cache_p
);
1572 static int cortex_a8_init_target(struct command_context
*cmd_ctx
,
1573 struct target
*target
)
1575 cortex_a8_build_reg_cache(target
);
1579 int cortex_a8_init_arch_info(struct target
*target
,
1580 struct cortex_a8_common
*cortex_a8
, struct jtag_tap
*tap
)
1582 struct armv7a_common
*armv7a
= &cortex_a8
->armv7a_common
;
1583 struct arm
*armv4_5
= &armv7a
->armv4_5_common
;
1584 struct swjdp_common
*swjdp
= &armv7a
->swjdp_info
;
1586 /* Setup struct cortex_a8_common */
1587 cortex_a8
->common_magic
= CORTEX_A8_COMMON_MAGIC
;
1588 armv4_5
->arch_info
= armv7a
;
1590 /* prepare JTAG information for the new target */
1591 cortex_a8
->jtag_info
.tap
= tap
;
1592 cortex_a8
->jtag_info
.scann_size
= 4;
1594 swjdp
->dp_select_value
= -1;
1595 swjdp
->ap_csw_value
= -1;
1596 swjdp
->ap_tar_value
= -1;
1597 swjdp
->jtag_info
= &cortex_a8
->jtag_info
;
1598 swjdp
->memaccess_tck
= 80;
1600 /* Number of bits for tar autoincrement, impl. dep. at least 10 */
1601 swjdp
->tar_autoincr_block
= (1 << 10);
1603 cortex_a8
->fast_reg_read
= 0;
1606 /* register arch-specific functions */
1607 armv7a
->examine_debug_reason
= NULL
;
1609 armv7a
->post_debug_entry
= cortex_a8_post_debug_entry
;
1611 armv7a
->pre_restore_context
= NULL
;
1612 armv7a
->post_restore_context
= NULL
;
1613 armv7a
->armv4_5_mmu
.armv4_5_cache
.ctype
= -1;
1614 // armv7a->armv4_5_mmu.get_ttb = armv7a_get_ttb;
1615 armv7a
->armv4_5_mmu
.read_memory
= cortex_a8_read_memory
;
1616 armv7a
->armv4_5_mmu
.write_memory
= cortex_a8_write_memory
;
1617 // armv7a->armv4_5_mmu.disable_mmu_caches = armv7a_disable_mmu_caches;
1618 // armv7a->armv4_5_mmu.enable_mmu_caches = armv7a_enable_mmu_caches;
1619 armv7a
->armv4_5_mmu
.has_tiny_pages
= 1;
1620 armv7a
->armv4_5_mmu
.mmu_enabled
= 0;
1621 armv7a
->read_cp15
= cortex_a8_read_cp15
;
1622 armv7a
->write_cp15
= cortex_a8_write_cp15
;
1625 // arm7_9->handle_target_request = cortex_a8_handle_target_request;
1627 armv4_5
->read_core_reg
= cortex_a8_read_core_reg
;
1628 armv4_5
->write_core_reg
= cortex_a8_write_core_reg
;
1630 /* REVISIT v7a setup should be in a v7a-specific routine */
1631 armv4_5_init_arch_info(target
, armv4_5
);
1632 armv7a
->common_magic
= ARMV7_COMMON_MAGIC
;
1634 target_register_timer_callback(cortex_a8_handle_target_request
, 1, 1, target
);
1639 static int cortex_a8_target_create(struct target
*target
, Jim_Interp
*interp
)
1641 struct cortex_a8_common
*cortex_a8
= calloc(1, sizeof(struct cortex_a8_common
));
1643 cortex_a8_init_arch_info(target
, cortex_a8
, target
->tap
);
1648 COMMAND_HANDLER(cortex_a8_handle_cache_info_command
)
1650 struct target
*target
= get_current_target(CMD_CTX
);
1651 struct armv7a_common
*armv7a
= target_to_armv7a(target
);
1653 return armv4_5_handle_cache_info_command(CMD_CTX
,
1654 &armv7a
->armv4_5_mmu
.armv4_5_cache
);
1658 COMMAND_HANDLER(cortex_a8_handle_dbginit_command
)
1660 struct target
*target
= get_current_target(CMD_CTX
);
1662 cortex_a8_init_debug_access(target
);
1668 static int cortex_a8_register_commands(struct command_context
*cmd_ctx
)
1670 struct command
*cortex_a8_cmd
;
1671 int retval
= ERROR_OK
;
1673 armv4_5_register_commands(cmd_ctx
);
1674 armv7a_register_commands(cmd_ctx
);
1676 cortex_a8_cmd
= register_command(cmd_ctx
, NULL
, "cortex_a8",
1678 "cortex_a8 specific commands");
1680 register_command(cmd_ctx
, cortex_a8_cmd
, "cache_info",
1681 cortex_a8_handle_cache_info_command
, COMMAND_EXEC
,
1682 "display information about target caches");
1684 register_command(cmd_ctx
, cortex_a8_cmd
, "dbginit",
1685 cortex_a8_handle_dbginit_command
, COMMAND_EXEC
,
1686 "Initialize core debug");
1691 struct target_type cortexa8_target
= {
1692 .name
= "cortex_a8",
1694 .poll
= cortex_a8_poll
,
1695 .arch_state
= armv7a_arch_state
,
1697 .target_request_data
= NULL
,
1699 .halt
= cortex_a8_halt
,
1700 .resume
= cortex_a8_resume
,
1701 .step
= cortex_a8_step
,
1703 .assert_reset
= cortex_a8_assert_reset
,
1704 .deassert_reset
= cortex_a8_deassert_reset
,
1705 .soft_reset_halt
= NULL
,
1707 .get_gdb_reg_list
= armv4_5_get_gdb_reg_list
,
1709 .read_memory
= cortex_a8_read_memory
,
1710 .write_memory
= cortex_a8_write_memory
,
1711 .bulk_write_memory
= cortex_a8_bulk_write_memory
,
1713 .checksum_memory
= arm_checksum_memory
,
1714 .blank_check_memory
= arm_blank_check_memory
,
1716 .run_algorithm
= armv4_5_run_algorithm
,
1718 .add_breakpoint
= cortex_a8_add_breakpoint
,
1719 .remove_breakpoint
= cortex_a8_remove_breakpoint
,
1720 .add_watchpoint
= NULL
,
1721 .remove_watchpoint
= NULL
,
1723 .register_commands
= cortex_a8_register_commands
,
1724 .target_create
= cortex_a8_target_create
,
1725 .init_target
= cortex_a8_init_target
,
1726 .examine
= cortex_a8_examine
,
1727 .mrc
= cortex_a8_mrc
,
1728 .mcr
= cortex_a8_mcr
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)