Code Review / openocd.git / blob
? search:
summary | shortlog | log | commit | commitdiff | review | tree
history | raw | HEAD
warnings: fix alignment warnings
[openocd.git] / src / target / etb.c
1 /***************************************************************************
2 * Copyright (C) 2007 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
4 * *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
9 * *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
14 * *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
19 ***************************************************************************/
20 #ifdef HAVE_CONFIG_H
21 #include "config.h"
22 #endif
23
24 #include "arm.h"
25 #include "etm.h"
26 #include "etb.h"
27 #include "register.h"
28
29
30 static char* etb_reg_list[] =
31 {
32 "ETB_identification",
33 "ETB_ram_depth",
34 "ETB_ram_width",
35 "ETB_status",
36 "ETB_ram_data",
37 "ETB_ram_read_pointer",
38 "ETB_ram_write_pointer",
39 "ETB_trigger_counter",
40 "ETB_control",
41 };
42
43 static int etb_get_reg(struct reg *reg);
44
45 static int etb_set_instr(struct etb *etb, uint32_t new_instr)
46 {
47 struct jtag_tap *tap;
48
49 tap = etb->tap;
50 if (tap == NULL)
51 return ERROR_FAIL;
52
53 if (buf_get_u32(tap->cur_instr, 0, tap->ir_length) != new_instr)
54 {
55 struct scan_field field;
56
57 field.num_bits = tap->ir_length;
58 void * t = calloc(DIV_ROUND_UP(field.num_bits, 8), 1);
59 field.out_value = t;
60 buf_set_u32(t, 0, field.num_bits, new_instr);
61
62 field.in_value = NULL;
63
64 jtag_add_ir_scan(tap, &field, TAP_IDLE);
65
66 free(t);
67 }
68
69 return ERROR_OK;
70 }
71
72 static int etb_scann(struct etb *etb, uint32_t new_scan_chain)
73 {
74 if (etb->cur_scan_chain != new_scan_chain)
75 {
76 struct scan_field field;
77
78 field.num_bits = 5;
79 void * t = calloc(DIV_ROUND_UP(field.num_bits, 8), 1);
80 field.out_value = t;
81 buf_set_u32(t, 0, field.num_bits, new_scan_chain);
82
83 field.in_value = NULL;
84
85 /* select INTEST instruction */
86 etb_set_instr(etb, 0x2);
87 jtag_add_dr_scan(etb->tap, 1, &field, TAP_IDLE);
88
89 etb->cur_scan_chain = new_scan_chain;
90
91 free(t);
92 }
93
94 return ERROR_OK;
95 }
96
97 static int etb_read_reg_w_check(struct reg *, uint8_t *, uint8_t *);
98 static int etb_set_reg_w_exec(struct reg *, uint8_t *);
99
100 static int etb_read_reg(struct reg *reg)
101 {
102 return etb_read_reg_w_check(reg, NULL, NULL);
103 }
104
105 static int etb_get_reg(struct reg *reg)
106 {
107 int retval;
108
109 if ((retval = etb_read_reg(reg)) != ERROR_OK)
110 {
111 LOG_ERROR("BUG: error scheduling ETB register read");
112 return retval;
113 }
114
115 if ((retval = jtag_execute_queue()) != ERROR_OK)
116 {
117 LOG_ERROR("ETB register read failed");
118 return retval;
119 }
120
121 return ERROR_OK;
122 }
123
124 static const struct reg_arch_type etb_reg_type = {
125 .get = etb_get_reg,
126 .set = etb_set_reg_w_exec,
127 };
128
129 struct reg_cache* etb_build_reg_cache(struct etb *etb)
130 {
131 struct reg_cache *reg_cache = malloc(sizeof(struct reg_cache));
132 struct reg *reg_list = NULL;
133 struct etb_reg *arch_info = NULL;
134 int num_regs = 9;
135 int i;
136
137 /* the actual registers are kept in two arrays */
138 reg_list = calloc(num_regs, sizeof(struct reg));
139 arch_info = calloc(num_regs, sizeof(struct etb_reg));
140
141 /* fill in values for the reg cache */
142 reg_cache->name = "etb registers";
143 reg_cache->next = NULL;
144 reg_cache->reg_list = reg_list;
145 reg_cache->num_regs = num_regs;
146
147 /* set up registers */
148 for (i = 0; i < num_regs; i++)
149 {
150 reg_list[i].name = etb_reg_list[i];
151 reg_list[i].size = 32;
152 reg_list[i].dirty = 0;
153 reg_list[i].valid = 0;
154 reg_list[i].value = calloc(1, 4);
155 reg_list[i].arch_info = &arch_info[i];
156 reg_list[i].type = &etb_reg_type;
157 reg_list[i].size = 32;
158 arch_info[i].addr = i;
159 arch_info[i].etb = etb;
160 }
161
162 return reg_cache;
163 }
164
165 static void etb_getbuf(jtag_callback_data_t arg)
166 {
167 uint8_t *in = (uint8_t *)arg;
168
169 *((uint32_t *)arg) = buf_get_u32(in, 0, 32);
170 }
171
172
173 static int etb_read_ram(struct etb *etb, uint32_t *data, int num_frames)
174 {
175 struct scan_field fields[3];
176 int i;
177
178 etb_scann(etb, 0x0);
179 etb_set_instr(etb, 0xc);
180
181 fields[0].num_bits = 32;
182 fields[0].out_value = NULL;
183 fields[0].in_value = NULL;
184
185 fields[1].num_bits = 7;
186 uint8_t temp1;
187 fields[1].out_value = &temp1;
188 buf_set_u32(&temp1, 0, 7, 4);
189 fields[1].in_value = NULL;
190
191 fields[2].num_bits = 1;
192 uint8_t temp2;
193 fields[2].out_value = &temp2;
194 buf_set_u32(&temp2, 0, 1, 0);
195 fields[2].in_value = NULL;
196
197 jtag_add_dr_scan(etb->tap, 3, fields, TAP_IDLE);
198
199 for (i = 0; i < num_frames; i++)
200 {
201 /* ensure nR/W reamins set to read */
202 buf_set_u32(&temp2, 0, 1, 0);
203
204 /* address remains set to 0x4 (RAM data) until we read the last frame */
205 if (i < num_frames - 1)
206 buf_set_u32(&temp1, 0, 7, 4);
207 else
208 buf_set_u32(&temp1, 0, 7, 0);
209
210 fields[0].in_value = (uint8_t *)(data + i);
211 jtag_add_dr_scan(etb->tap, 3, fields, TAP_IDLE);
212
213 jtag_add_callback(etb_getbuf, (jtag_callback_data_t)(data + i));
214 }
215
216 jtag_execute_queue();
217
218 return ERROR_OK;
219 }
220
221 static int etb_read_reg_w_check(struct reg *reg,
222 uint8_t* check_value, uint8_t* check_mask)
223 {
224 struct etb_reg *etb_reg = reg->arch_info;
225 uint8_t reg_addr = etb_reg->addr & 0x7f;
226 struct scan_field fields[3];
227
228 LOG_DEBUG("%i", (int)(etb_reg->addr));
229
230 etb_scann(etb_reg->etb, 0x0);
231 etb_set_instr(etb_reg->etb, 0xc);
232
233 fields[0].num_bits = 32;
234 fields[0].out_value = reg->value;
235 fields[0].in_value = NULL;
236 fields[0].check_value = NULL;
237 fields[0].check_mask = NULL;
238
239 fields[1].num_bits = 7;
240 uint8_t temp1;
241 fields[1].out_value = &temp1;
242 buf_set_u32(&temp1, 0, 7, reg_addr);
243 fields[1].in_value = NULL;
244 fields[1].check_value = NULL;
245 fields[1].check_mask = NULL;
246
247 fields[2].num_bits = 1;
248 uint8_t temp2;
249 fields[2].out_value = &temp2;
250 buf_set_u32(&temp2, 0, 1, 0);
251 fields[2].in_value = NULL;
252 fields[2].check_value = NULL;
253 fields[2].check_mask = NULL;
254
255 jtag_add_dr_scan(etb_reg->etb->tap, 3, fields, TAP_IDLE);
256
257 /* read the identification register in the second run, to make sure we
258 * don't read the ETB data register twice, skipping every second entry
259 */
260 buf_set_u32(&temp1, 0, 7, 0x0);
261 fields[0].in_value = reg->value;
262 fields[0].check_value = check_value;
263 fields[0].check_mask = check_mask;
264
265 jtag_add_dr_scan_check(etb_reg->etb->tap, 3, fields, TAP_IDLE);
266
267 return ERROR_OK;
268 }
269
270 static int etb_write_reg(struct reg *, uint32_t);
271
272 static int etb_set_reg(struct reg *reg, uint32_t value)
273 {
274 int retval;
275
276 if ((retval = etb_write_reg(reg, value)) != ERROR_OK)
277 {
278 LOG_ERROR("BUG: error scheduling ETB register write");
279 return retval;
280 }
281
282 buf_set_u32(reg->value, 0, reg->size, value);
283 reg->valid = 1;
284 reg->dirty = 0;
285
286 return ERROR_OK;
287 }
288
289 static int etb_set_reg_w_exec(struct reg *reg, uint8_t *buf)
290 {
291 int retval;
292
293 etb_set_reg(reg, buf_get_u32(buf, 0, reg->size));
294
295 if ((retval = jtag_execute_queue()) != ERROR_OK)
296 {
297 LOG_ERROR("ETB: register write failed");
298 return retval;
299 }
300 return ERROR_OK;
301 }
302
303 static int etb_write_reg(struct reg *reg, uint32_t value)
304 {
305 struct etb_reg *etb_reg = reg->arch_info;
306 uint8_t reg_addr = etb_reg->addr & 0x7f;
307 struct scan_field fields[3];
308
309 LOG_DEBUG("%i: 0x%8.8" PRIx32 "", (int)(etb_reg->addr), value);
310
311 etb_scann(etb_reg->etb, 0x0);
312 etb_set_instr(etb_reg->etb, 0xc);
313
314 fields[0].num_bits = 32;
315 uint8_t temp0[4];
316 fields[0].out_value = temp0;
317 buf_set_u32(&temp0, 0, 32, value);
318 fields[0].in_value = NULL;
319
320 fields[1].num_bits = 7;
321 uint8_t temp1;
322 fields[1].out_value = &temp1;
323 buf_set_u32(&temp1, 0, 7, reg_addr);
324 fields[1].in_value = NULL;
325
326 fields[2].num_bits = 1;
327 uint8_t temp2;
328 fields[2].out_value = &temp2;
329 buf_set_u32(&temp2, 0, 1, 1);
330
331 fields[2].in_value = NULL;
332 return ERROR_OK;
333 }
334
335 COMMAND_HANDLER(handle_etb_config_command)
336 {
337 struct target *target;
338 struct jtag_tap *tap;
339 struct arm *arm;
340
341 if (CMD_ARGC != 2)
342 {
343 return ERROR_COMMAND_SYNTAX_ERROR;
344 }
345
346 target = get_target(CMD_ARGV[0]);
347
348 if (!target)
349 {
350 LOG_ERROR("ETB: target '%s' not defined", CMD_ARGV[0]);
351 return ERROR_FAIL;
352 }
353
354 arm = target_to_arm(target);
355 if (!is_arm(arm))
356 {
357 command_print(CMD_CTX, "ETB: '%s' isn't an ARM", CMD_ARGV[0]);
358 return ERROR_FAIL;
359 }
360
361 tap = jtag_tap_by_string(CMD_ARGV[1]);
362 if (tap == NULL)
363 {
364 command_print(CMD_CTX, "ETB: TAP %s does not exist", CMD_ARGV[1]);
365 return ERROR_FAIL;
366 }
367
368 if (arm->etm)
369 {
370 struct etb *etb = malloc(sizeof(struct etb));
371
372 arm->etm->capture_driver_priv = etb;
373
374 etb->tap = tap;
375 etb->cur_scan_chain = 0xffffffff;
376 etb->reg_cache = NULL;
377 etb->ram_width = 0;
378 etb->ram_depth = 0;
379 }
380 else
381 {
382 LOG_ERROR("ETM: target has no ETM defined, ETB left unconfigured");
383 return ERROR_FAIL;
384 }
385
386 return ERROR_OK;
387 }
388
389 COMMAND_HANDLER(handle_etb_trigger_percent_command)
390 {
391 struct target *target;
392 struct arm *arm;
393 struct etm_context *etm;
394 struct etb *etb;
395
396 target = get_current_target(CMD_CTX);
397 arm = target_to_arm(target);
398 if (!is_arm(arm))
399 {
400 command_print(CMD_CTX, "ETB: current target isn't an ARM");
401 return ERROR_FAIL;
402 }
403
404 etm = arm->etm;
405 if (!etm) {
406 command_print(CMD_CTX, "ETB: target has no ETM configured");
407 return ERROR_FAIL;
408 }
409 if (etm->capture_driver != &etb_capture_driver) {
410 command_print(CMD_CTX, "ETB: target not using ETB");
411 return ERROR_FAIL;
412 }
413 etb = arm->etm->capture_driver_priv;
414
415 if (CMD_ARGC > 0) {
416 uint32_t new_value;
417
418 COMMAND_PARSE_NUMBER(u32, CMD_ARGV[0], new_value);
419 if ((new_value < 2) || (new_value > 100))
420 command_print(CMD_CTX,
421 "valid percentages are 2%% to 100%%");
422 else
423 etb->trigger_percent = (unsigned) new_value;
424 }
425
426 command_print(CMD_CTX, "%d percent of tracebuffer fills after trigger",
427 etb->trigger_percent);
428
429 return ERROR_OK;
430 }
431
432 static const struct command_registration etb_config_command_handlers[] = {
433 {
434 /* NOTE: with ADIv5, ETBs are accessed using DAP operations,
435 * possibly over SWD, not through separate TAPs...
436 */
437 .name = "config",
438 .handler = handle_etb_config_command,
439 .mode = COMMAND_CONFIG,
440 .help = "Associate ETB with target and JTAG TAP.",
441 .usage = "target tap",
442 },
443 {
444 .name = "trigger_percent",
445 .handler = handle_etb_trigger_percent_command,
446 .mode = COMMAND_EXEC,
447 .help = "Set percent of trace buffer to be filled "
448 "after the trigger occurs (2..100).",
449 .usage = "[percent]",
450 },
451 COMMAND_REGISTRATION_DONE
452 };
453 static const struct command_registration etb_command_handlers[] = {
454 {
455 .name = "etb",
456 .mode = COMMAND_ANY,
457 .help = "Emebdded Trace Buffer command group",
458 .chain = etb_config_command_handlers,
459 },
460 COMMAND_REGISTRATION_DONE
461 };
462
463 static int etb_init(struct etm_context *etm_ctx)
464 {
465 struct etb *etb = etm_ctx->capture_driver_priv;
466
467 etb->etm_ctx = etm_ctx;
468
469 /* identify ETB RAM depth and width */
470 etb_read_reg(&etb->reg_cache->reg_list[ETB_RAM_DEPTH]);
471 etb_read_reg(&etb->reg_cache->reg_list[ETB_RAM_WIDTH]);
472 jtag_execute_queue();
473
474 etb->ram_depth = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_DEPTH].value, 0, 32);
475 etb->ram_width = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_WIDTH].value, 0, 32);
476
477 etb->trigger_percent = 50;
478
479 return ERROR_OK;
480 }
481
482 static trace_status_t etb_status(struct etm_context *etm_ctx)
483 {
484 struct etb *etb = etm_ctx->capture_driver_priv;
485 struct reg *control = &etb->reg_cache->reg_list[ETB_CTRL];
486 struct reg *status = &etb->reg_cache->reg_list[ETB_STATUS];
487 trace_status_t retval = 0;
488 int etb_timeout = 100;
489
490 etb->etm_ctx = etm_ctx;
491
492 /* read control and status registers */
493 etb_read_reg(control);
494 etb_read_reg(status);
495 jtag_execute_queue();
496
497 /* See if it's (still) active */
498 retval = buf_get_u32(control->value, 0, 1) ? TRACE_RUNNING : TRACE_IDLE;
499
500 /* check Full bit to identify wraparound/overflow */
501 if (buf_get_u32(status->value, 0, 1) == 1)
502 retval |= TRACE_OVERFLOWED;
503
504 /* check Triggered bit to identify trigger condition */
505 if (buf_get_u32(status->value, 1, 1) == 1)
506 retval |= TRACE_TRIGGERED;
507
508 /* check AcqComp to see if trigger counter dropped to zero */
509 if (buf_get_u32(status->value, 2, 1) == 1) {
510 /* wait for DFEmpty */
511 while (etb_timeout-- && buf_get_u32(status->value, 3, 1) == 0)
512 etb_get_reg(status);
513
514 if (etb_timeout == 0)
515 LOG_ERROR("ETB: DFEmpty won't go high, status 0x%02x",
516 (unsigned) buf_get_u32(status->value, 0, 4));
517
518 if (!(etm_ctx->capture_status & TRACE_TRIGGERED))
519 LOG_WARNING("ETB: trace complete without triggering?");
520
521 retval |= TRACE_COMPLETED;
522 }
523
524 /* NOTE: using a trigger is optional; and at least ETB11 has a mode
525 * where it can ignore the trigger counter.
526 */
527
528 /* update recorded state */
529 etm_ctx->capture_status = retval;
530
531 return retval;
532 }
533
534 static int etb_read_trace(struct etm_context *etm_ctx)
535 {
536 struct etb *etb = etm_ctx->capture_driver_priv;
537 int first_frame = 0;
538 int num_frames = etb->ram_depth;
539 uint32_t *trace_data = NULL;
540 int i, j;
541
542 etb_read_reg(&etb->reg_cache->reg_list[ETB_STATUS]);
543 etb_read_reg(&etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER]);
544 jtag_execute_queue();
545
546 /* check if we overflowed, and adjust first frame of the trace accordingly
547 * if we didn't overflow, read only up to the frame that would be written next,
548 * i.e. don't read invalid entries
549 */
550 if (buf_get_u32(etb->reg_cache->reg_list[ETB_STATUS].value, 0, 1))
551 {
552 first_frame = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER].value, 0, 32);
553 }
554 else
555 {
556 num_frames = buf_get_u32(etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER].value, 0, 32);
557 }
558
559 etb_write_reg(&etb->reg_cache->reg_list[ETB_RAM_READ_POINTER], first_frame);
560
561 /* read data into temporary array for unpacking */
562 trace_data = malloc(sizeof(uint32_t) * num_frames);
563 etb_read_ram(etb, trace_data, num_frames);
564
565 if (etm_ctx->trace_depth > 0)
566 {
567 free(etm_ctx->trace_data);
568 }
569
570 if ((etm_ctx->control & ETM_PORT_WIDTH_MASK) == ETM_PORT_4BIT)
571 etm_ctx->trace_depth = num_frames * 3;
572 else if ((etm_ctx->control & ETM_PORT_WIDTH_MASK) == ETM_PORT_8BIT)
573 etm_ctx->trace_depth = num_frames * 2;
574 else
575 etm_ctx->trace_depth = num_frames;
576
577 etm_ctx->trace_data = malloc(sizeof(struct etmv1_trace_data) * etm_ctx->trace_depth);
578
579 for (i = 0, j = 0; i < num_frames; i++)
580 {
581 if ((etm_ctx->control & ETM_PORT_WIDTH_MASK) == ETM_PORT_4BIT)
582 {
583 /* trace word j */
584 etm_ctx->trace_data[j].pipestat = trace_data[i] & 0x7;
585 etm_ctx->trace_data[j].packet = (trace_data[i] & 0x78) >> 3;
586 etm_ctx->trace_data[j].flags = 0;
587 if ((trace_data[i] & 0x80) >> 7)
588 {
589 etm_ctx->trace_data[j].flags |= ETMV1_TRACESYNC_CYCLE;
590 }
591 if (etm_ctx->trace_data[j].pipestat == STAT_TR)
592 {
593 etm_ctx->trace_data[j].pipestat = etm_ctx->trace_data[j].packet & 0x7;
594 etm_ctx->trace_data[j].flags |= ETMV1_TRIGGER_CYCLE;
595 }
596
597 /* trace word j + 1 */
598 etm_ctx->trace_data[j + 1].pipestat = (trace_data[i] & 0x100) >> 8;
599 etm_ctx->trace_data[j + 1].packet = (trace_data[i] & 0x7800) >> 11;
600 etm_ctx->trace_data[j + 1].flags = 0;
601 if ((trace_data[i] & 0x8000) >> 15)
602 {
603 etm_ctx->trace_data[j + 1].flags |= ETMV1_TRACESYNC_CYCLE;
604 }
605 if (etm_ctx->trace_data[j + 1].pipestat == STAT_TR)
606 {
607 etm_ctx->trace_data[j + 1].pipestat = etm_ctx->trace_data[j + 1].packet & 0x7;
608 etm_ctx->trace_data[j + 1].flags |= ETMV1_TRIGGER_CYCLE;
609 }
610
611 /* trace word j + 2 */
612 etm_ctx->trace_data[j + 2].pipestat = (trace_data[i] & 0x10000) >> 16;
613 etm_ctx->trace_data[j + 2].packet = (trace_data[i] & 0x780000) >> 19;
614 etm_ctx->trace_data[j + 2].flags = 0;
615 if ((trace_data[i] & 0x800000) >> 23)
616 {
617 etm_ctx->trace_data[j + 2].flags |= ETMV1_TRACESYNC_CYCLE;
618 }
619 if (etm_ctx->trace_data[j + 2].pipestat == STAT_TR)
620 {
621 etm_ctx->trace_data[j + 2].pipestat = etm_ctx->trace_data[j + 2].packet & 0x7;
622 etm_ctx->trace_data[j + 2].flags |= ETMV1_TRIGGER_CYCLE;
623 }
624
625 j += 3;
626 }
627 else if ((etm_ctx->control & ETM_PORT_WIDTH_MASK) == ETM_PORT_8BIT)
628 {
629 /* trace word j */
630 etm_ctx->trace_data[j].pipestat = trace_data[i] & 0x7;
631 etm_ctx->trace_data[j].packet = (trace_data[i] & 0x7f8) >> 3;
632 etm_ctx->trace_data[j].flags = 0;
633 if ((trace_data[i] & 0x800) >> 11)
634 {
635 etm_ctx->trace_data[j].flags |= ETMV1_TRACESYNC_CYCLE;
636 }
637 if (etm_ctx->trace_data[j].pipestat == STAT_TR)
638 {
639 etm_ctx->trace_data[j].pipestat = etm_ctx->trace_data[j].packet & 0x7;
640 etm_ctx->trace_data[j].flags |= ETMV1_TRIGGER_CYCLE;
641 }
642
643 /* trace word j + 1 */
644 etm_ctx->trace_data[j + 1].pipestat = (trace_data[i] & 0x7000) >> 12;
645 etm_ctx->trace_data[j + 1].packet = (trace_data[i] & 0x7f8000) >> 15;
646 etm_ctx->trace_data[j + 1].flags = 0;
647 if ((trace_data[i] & 0x800000) >> 23)
648 {
649 etm_ctx->trace_data[j + 1].flags |= ETMV1_TRACESYNC_CYCLE;
650 }
651 if (etm_ctx->trace_data[j + 1].pipestat == STAT_TR)
652 {
653 etm_ctx->trace_data[j + 1].pipestat = etm_ctx->trace_data[j + 1].packet & 0x7;
654 etm_ctx->trace_data[j + 1].flags |= ETMV1_TRIGGER_CYCLE;
655 }
656
657 j += 2;
658 }
659 else
660 {
661 /* trace word j */
662 etm_ctx->trace_data[j].pipestat = trace_data[i] & 0x7;
663 etm_ctx->trace_data[j].packet = (trace_data[i] & 0x7fff8) >> 3;
664 etm_ctx->trace_data[j].flags = 0;
665 if ((trace_data[i] & 0x80000) >> 19)
666 {
667 etm_ctx->trace_data[j].flags |= ETMV1_TRACESYNC_CYCLE;
668 }
669 if (etm_ctx->trace_data[j].pipestat == STAT_TR)
670 {
671 etm_ctx->trace_data[j].pipestat = etm_ctx->trace_data[j].packet & 0x7;
672 etm_ctx->trace_data[j].flags |= ETMV1_TRIGGER_CYCLE;
673 }
674
675 j += 1;
676 }
677 }
678
679 free(trace_data);
680
681 return ERROR_OK;
682 }
683
684 static int etb_start_capture(struct etm_context *etm_ctx)
685 {
686 struct etb *etb = etm_ctx->capture_driver_priv;
687 uint32_t etb_ctrl_value = 0x1;
688 uint32_t trigger_count;
689
690 if ((etm_ctx->control & ETM_PORT_MODE_MASK) == ETM_PORT_DEMUXED)
691 {
692 if ((etm_ctx->control & ETM_PORT_WIDTH_MASK) != ETM_PORT_8BIT)
693 {
694 LOG_ERROR("ETB can't run in demultiplexed mode with a 4 or 16 bit port");
695 return ERROR_ETM_PORTMODE_NOT_SUPPORTED;
696 }
697 etb_ctrl_value |= 0x2;
698 }
699
700 if ((etm_ctx->control & ETM_PORT_MODE_MASK) == ETM_PORT_MUXED) {
701 LOG_ERROR("ETB: can't run in multiplexed mode");
702 return ERROR_ETM_PORTMODE_NOT_SUPPORTED;
703 }
704
705 trigger_count = (etb->ram_depth * etb->trigger_percent) / 100;
706
707 etb_write_reg(&etb->reg_cache->reg_list[ETB_TRIGGER_COUNTER], trigger_count);
708 etb_write_reg(&etb->reg_cache->reg_list[ETB_RAM_WRITE_POINTER], 0x0);
709 etb_write_reg(&etb->reg_cache->reg_list[ETB_CTRL], etb_ctrl_value);
710 jtag_execute_queue();
711
712 /* we're starting a new trace, initialize capture status */
713 etm_ctx->capture_status = TRACE_RUNNING;
714
715 return ERROR_OK;
716 }
717
718 static int etb_stop_capture(struct etm_context *etm_ctx)
719 {
720 struct etb *etb = etm_ctx->capture_driver_priv;
721 struct reg *etb_ctrl_reg = &etb->reg_cache->reg_list[ETB_CTRL];
722
723 etb_write_reg(etb_ctrl_reg, 0x0);
724 jtag_execute_queue();
725
726 /* trace stopped, just clear running flag, but preserve others */
727 etm_ctx->capture_status &= ~TRACE_RUNNING;
728
729 return ERROR_OK;
730 }
731
732 struct etm_capture_driver etb_capture_driver =
733 {
734 .name = "etb",
735 .commands = etb_command_handlers,
736 .init = etb_init,
737 .status = etb_status,
738 .start_capture = etb_start_capture,
739 .stop_capture = etb_stop_capture,
740 .read_trace = etb_read_trace,
741 };
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)