Code Review / openocd.git / blob
? search:
summary | shortlog | log | commit | commitdiff | review | tree
history | raw | HEAD
mips: fix some more endian madness
[openocd.git] / src / target / mips32.c
1 /***************************************************************************
2 * Copyright (C) 2008 by Spencer Oliver *
3 * spen@spen-soft.co.uk *
4 * *
5 * Copyright (C) 2008 by David T.L. Wong *
6 * *
7 * Copyright (C) 2007,2008 Øyvind Harboe *
8 * oyvind.harboe@zylin.com *
9 * *
10 * This program is free software; you can redistribute it and/or modify *
11 * it under the terms of the GNU General Public License as published by *
12 * the Free Software Foundation; either version 2 of the License, or *
13 * (at your option) any later version. *
14 * *
15 * This program is distributed in the hope that it will be useful, *
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
18 * GNU General Public License for more details. *
19 * *
20 * You should have received a copy of the GNU General Public License *
21 * along with this program; if not, write to the *
22 * Free Software Foundation, Inc., *
23 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
24 ***************************************************************************/
25 #ifdef HAVE_CONFIG_H
26 #include "config.h"
27 #endif
28
29 #include "mips32.h"
30 #include "breakpoints.h"
31 #include "algorithm.h"
32 #include "register.h"
33
34 static char* mips32_core_reg_list[] =
35 {
36 "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3",
37 "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",
38 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
39 "t8", "t9", "k0", "k1", "gp", "sp", "fp", "ra",
40 "status", "lo", "hi", "badvaddr", "cause", "pc"
41 };
42
43 static const char *mips_isa_strings[] =
44 {
45 "MIPS32", "MIPS16e"
46 };
47
48 static struct mips32_core_reg mips32_core_reg_list_arch_info[MIPS32NUMCOREREGS] =
49 {
50 {0, NULL, NULL},
51 {1, NULL, NULL},
52 {2, NULL, NULL},
53 {3, NULL, NULL},
54 {4, NULL, NULL},
55 {5, NULL, NULL},
56 {6, NULL, NULL},
57 {7, NULL, NULL},
58 {8, NULL, NULL},
59 {9, NULL, NULL},
60 {10, NULL, NULL},
61 {11, NULL, NULL},
62 {12, NULL, NULL},
63 {13, NULL, NULL},
64 {14, NULL, NULL},
65 {15, NULL, NULL},
66 {16, NULL, NULL},
67 {17, NULL, NULL},
68 {18, NULL, NULL},
69 {19, NULL, NULL},
70 {20, NULL, NULL},
71 {21, NULL, NULL},
72 {22, NULL, NULL},
73 {23, NULL, NULL},
74 {24, NULL, NULL},
75 {25, NULL, NULL},
76 {26, NULL, NULL},
77 {27, NULL, NULL},
78 {28, NULL, NULL},
79 {29, NULL, NULL},
80 {30, NULL, NULL},
81 {31, NULL, NULL},
82
83 {32, NULL, NULL},
84 {33, NULL, NULL},
85 {34, NULL, NULL},
86 {35, NULL, NULL},
87 {36, NULL, NULL},
88 {37, NULL, NULL},
89 };
90
91 /* number of mips dummy fp regs fp0 - fp31 + fsr and fir
92 * we also add 18 unknown registers to handle gdb requests */
93
94 #define MIPS32NUMFPREGS 34 + 18
95
96 static uint8_t mips32_gdb_dummy_fp_value[] = {0, 0, 0, 0};
97
98 static struct reg mips32_gdb_dummy_fp_reg =
99 {
100 .name = "GDB dummy floating-point register",
101 .value = mips32_gdb_dummy_fp_value,
102 .dirty = 0,
103 .valid = 1,
104 .size = 32,
105 .arch_info = NULL,
106 };
107
108 static int mips32_get_core_reg(struct reg *reg)
109 {
110 int retval;
111 struct mips32_core_reg *mips32_reg = reg->arch_info;
112 struct target *target = mips32_reg->target;
113 struct mips32_common *mips32_target = target_to_mips32(target);
114
115 if (target->state != TARGET_HALTED)
116 {
117 return ERROR_TARGET_NOT_HALTED;
118 }
119
120 retval = mips32_target->read_core_reg(target, mips32_reg->num);
121
122 return retval;
123 }
124
125 static int mips32_set_core_reg(struct reg *reg, uint8_t *buf)
126 {
127 struct mips32_core_reg *mips32_reg = reg->arch_info;
128 struct target *target = mips32_reg->target;
129 uint32_t value = buf_get_u32(buf, 0, 32);
130
131 if (target->state != TARGET_HALTED)
132 {
133 return ERROR_TARGET_NOT_HALTED;
134 }
135
136 buf_set_u32(reg->value, 0, 32, value);
137 reg->dirty = 1;
138 reg->valid = 1;
139
140 return ERROR_OK;
141 }
142
143 static int mips32_read_core_reg(struct target *target, int num)
144 {
145 uint32_t reg_value;
146 struct mips32_core_reg *mips_core_reg;
147
148 /* get pointers to arch-specific information */
149 struct mips32_common *mips32 = target_to_mips32(target);
150
151 if ((num < 0) || (num >= MIPS32NUMCOREREGS))
152 return ERROR_INVALID_ARGUMENTS;
153
154 mips_core_reg = mips32->core_cache->reg_list[num].arch_info;
155 reg_value = mips32->core_regs[num];
156 buf_set_u32(mips32->core_cache->reg_list[num].value, 0, 32, reg_value);
157 mips32->core_cache->reg_list[num].valid = 1;
158 mips32->core_cache->reg_list[num].dirty = 0;
159
160 return ERROR_OK;
161 }
162
163 static int mips32_write_core_reg(struct target *target, int num)
164 {
165 uint32_t reg_value;
166 struct mips32_core_reg *mips_core_reg;
167
168 /* get pointers to arch-specific information */
169 struct mips32_common *mips32 = target_to_mips32(target);
170
171 if ((num < 0) || (num >= MIPS32NUMCOREREGS))
172 return ERROR_INVALID_ARGUMENTS;
173
174 reg_value = buf_get_u32(mips32->core_cache->reg_list[num].value, 0, 32);
175 mips_core_reg = mips32->core_cache->reg_list[num].arch_info;
176 mips32->core_regs[num] = reg_value;
177 LOG_DEBUG("write core reg %i value 0x%" PRIx32 "", num , reg_value);
178 mips32->core_cache->reg_list[num].valid = 1;
179 mips32->core_cache->reg_list[num].dirty = 0;
180
181 return ERROR_OK;
182 }
183
184 int mips32_get_gdb_reg_list(struct target *target, struct reg **reg_list[], int *reg_list_size)
185 {
186 /* get pointers to arch-specific information */
187 struct mips32_common *mips32 = target_to_mips32(target);
188 int i;
189
190 /* include floating point registers */
191 *reg_list_size = MIPS32NUMCOREREGS + MIPS32NUMFPREGS;
192 *reg_list = malloc(sizeof(struct reg*) * (*reg_list_size));
193
194 for (i = 0; i < MIPS32NUMCOREREGS; i++)
195 {
196 (*reg_list)[i] = &mips32->core_cache->reg_list[i];
197 }
198
199 /* add dummy floating points regs */
200 for (i = MIPS32NUMCOREREGS; i < (MIPS32NUMCOREREGS + MIPS32NUMFPREGS); i++)
201 {
202 (*reg_list)[i] = &mips32_gdb_dummy_fp_reg;
203 }
204
205 return ERROR_OK;
206 }
207
208 int mips32_save_context(struct target *target)
209 {
210 int i;
211
212 /* get pointers to arch-specific information */
213 struct mips32_common *mips32 = target_to_mips32(target);
214 struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
215
216 /* read core registers */
217 mips32_pracc_read_regs(ejtag_info, mips32->core_regs);
218
219 for (i = 0; i < MIPS32NUMCOREREGS; i++)
220 {
221 if (!mips32->core_cache->reg_list[i].valid)
222 {
223 mips32->read_core_reg(target, i);
224 }
225 }
226
227 return ERROR_OK;
228 }
229
230 int mips32_restore_context(struct target *target)
231 {
232 int i;
233
234 /* get pointers to arch-specific information */
235 struct mips32_common *mips32 = target_to_mips32(target);
236 struct mips_ejtag *ejtag_info = &mips32->ejtag_info;
237
238 for (i = 0; i < MIPS32NUMCOREREGS; i++)
239 {
240 if (mips32->core_cache->reg_list[i].dirty)
241 {
242 mips32->write_core_reg(target, i);
243 }
244 }
245
246 /* write core regs */
247 mips32_pracc_write_regs(ejtag_info, mips32->core_regs);
248
249 return ERROR_OK;
250 }
251
252 int mips32_arch_state(struct target *target)
253 {
254 struct mips32_common *mips32 = target_to_mips32(target);
255
256 LOG_USER("target halted in %s mode due to %s, pc: 0x%8.8" PRIx32 "",
257 mips_isa_strings[mips32->isa_mode],
258 debug_reason_name(target),
259 buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32));
260
261 return ERROR_OK;
262 }
263
264 static const struct reg_arch_type mips32_reg_type = {
265 .get = mips32_get_core_reg,
266 .set = mips32_set_core_reg,
267 };
268
269 struct reg_cache *mips32_build_reg_cache(struct target *target)
270 {
271 /* get pointers to arch-specific information */
272 struct mips32_common *mips32 = target_to_mips32(target);
273
274 int num_regs = MIPS32NUMCOREREGS;
275 struct reg_cache **cache_p = register_get_last_cache_p(&target->reg_cache);
276 struct reg_cache *cache = malloc(sizeof(struct reg_cache));
277 struct reg *reg_list = malloc(sizeof(struct reg) * num_regs);
278 struct mips32_core_reg *arch_info = malloc(sizeof(struct mips32_core_reg) * num_regs);
279 int i;
280
281 register_init_dummy(&mips32_gdb_dummy_fp_reg);
282
283 /* Build the process context cache */
284 cache->name = "mips32 registers";
285 cache->next = NULL;
286 cache->reg_list = reg_list;
287 cache->num_regs = num_regs;
288 (*cache_p) = cache;
289 mips32->core_cache = cache;
290
291 for (i = 0; i < num_regs; i++)
292 {
293 arch_info[i] = mips32_core_reg_list_arch_info[i];
294 arch_info[i].target = target;
295 arch_info[i].mips32_common = mips32;
296 reg_list[i].name = mips32_core_reg_list[i];
297 reg_list[i].size = 32;
298 reg_list[i].value = calloc(1, 4);
299 reg_list[i].dirty = 0;
300 reg_list[i].valid = 0;
301 reg_list[i].type = &mips32_reg_type;
302 reg_list[i].arch_info = &arch_info[i];
303 }
304
305 return cache;
306 }
307
308 int mips32_init_arch_info(struct target *target, struct mips32_common *mips32, struct jtag_tap *tap)
309 {
310 target->arch_info = mips32;
311 mips32->common_magic = MIPS32_COMMON_MAGIC;
312 mips32->fast_data_area = NULL;
313
314 /* has breakpoint/watchpint unit been scanned */
315 mips32->bp_scanned = 0;
316 mips32->data_break_list = NULL;
317
318 mips32->ejtag_info.tap = tap;
319 mips32->read_core_reg = mips32_read_core_reg;
320 mips32->write_core_reg = mips32_write_core_reg;
321
322 return ERROR_OK;
323 }
324
325 /* run to exit point. return error if exit point was not reached. */
326 static int mips32_run_and_wait(struct target *target, uint32_t entry_point,
327 int timeout_ms, uint32_t exit_point, struct mips32_common *mips32)
328 {
329 uint32_t pc;
330 int retval;
331 /* This code relies on the target specific resume() and poll()->debug_entry()
332 * sequence to write register values to the processor and the read them back */
333 if ((retval = target_resume(target, 0, entry_point, 0, 1)) != ERROR_OK)
334 {
335 return retval;
336 }
337
338 retval = target_wait_state(target, TARGET_HALTED, timeout_ms);
339 /* If the target fails to halt due to the breakpoint, force a halt */
340 if (retval != ERROR_OK || target->state != TARGET_HALTED)
341 {
342 if ((retval = target_halt(target)) != ERROR_OK)
343 return retval;
344 if ((retval = target_wait_state(target, TARGET_HALTED, 500)) != ERROR_OK)
345 {
346 return retval;
347 }
348 return ERROR_TARGET_TIMEOUT;
349 }
350
351 pc = buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32);
352 if (exit_point && (pc != exit_point))
353 {
354 LOG_DEBUG("failed algorithm halted at 0x%" PRIx32 " ", pc);
355 return ERROR_TARGET_TIMEOUT;
356 }
357
358 return ERROR_OK;
359 }
360
361 int mips32_run_algorithm(struct target *target, int num_mem_params,
362 struct mem_param *mem_params, int num_reg_params,
363 struct reg_param *reg_params, uint32_t entry_point,
364 uint32_t exit_point, int timeout_ms, void *arch_info)
365 {
366 struct mips32_common *mips32 = target_to_mips32(target);
367 struct mips32_algorithm *mips32_algorithm_info = arch_info;
368 enum mips32_isa_mode isa_mode = mips32->isa_mode;
369
370 uint32_t context[MIPS32NUMCOREREGS];
371 int i;
372 int retval = ERROR_OK;
373
374 LOG_DEBUG("Running algorithm");
375
376 /* NOTE: mips32_run_algorithm requires that each algorithm uses a software breakpoint
377 * at the exit point */
378
379 if (mips32->common_magic != MIPS32_COMMON_MAGIC)
380 {
381 LOG_ERROR("current target isn't a MIPS32 target");
382 return ERROR_TARGET_INVALID;
383 }
384
385 if (target->state != TARGET_HALTED)
386 {
387 LOG_WARNING("target not halted");
388 return ERROR_TARGET_NOT_HALTED;
389 }
390
391 /* refresh core register cache */
392 for (i = 0; i < MIPS32NUMCOREREGS; i++)
393 {
394 if (!mips32->core_cache->reg_list[i].valid)
395 mips32->read_core_reg(target, i);
396 context[i] = buf_get_u32(mips32->core_cache->reg_list[i].value, 0, 32);
397 }
398
399 for (i = 0; i < num_mem_params; i++)
400 {
401 if ((retval = target_write_buffer(target, mem_params[i].address,
402 mem_params[i].size, mem_params[i].value)) != ERROR_OK)
403 {
404 return retval;
405 }
406 }
407
408 for (i = 0; i < num_reg_params; i++)
409 {
410 struct reg *reg = register_get_by_name(mips32->core_cache, reg_params[i].reg_name, 0);
411
412 if (!reg)
413 {
414 LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
415 return ERROR_INVALID_ARGUMENTS;
416 }
417
418 if (reg->size != reg_params[i].size)
419 {
420 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size",
421 reg_params[i].reg_name);
422 return ERROR_INVALID_ARGUMENTS;
423 }
424
425 mips32_set_core_reg(reg, reg_params[i].value);
426 }
427
428 mips32->isa_mode = mips32_algorithm_info->isa_mode;
429
430 retval = mips32_run_and_wait(target, entry_point, timeout_ms, exit_point, mips32);
431
432 if (retval != ERROR_OK)
433 return retval;
434
435 for (i = 0; i < num_mem_params; i++)
436 {
437 if (mem_params[i].direction != PARAM_OUT)
438 {
439 if ((retval = target_read_buffer(target, mem_params[i].address, mem_params[i].size,
440 mem_params[i].value)) != ERROR_OK)
441 {
442 return retval;
443 }
444 }
445 }
446
447 for (i = 0; i < num_reg_params; i++)
448 {
449 if (reg_params[i].direction != PARAM_OUT)
450 {
451 struct reg *reg = register_get_by_name(mips32->core_cache, reg_params[i].reg_name, 0);
452 if (!reg)
453 {
454 LOG_ERROR("BUG: register '%s' not found", reg_params[i].reg_name);
455 return ERROR_INVALID_ARGUMENTS;
456 }
457
458 if (reg->size != reg_params[i].size)
459 {
460 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size",
461 reg_params[i].reg_name);
462 return ERROR_INVALID_ARGUMENTS;
463 }
464
465 buf_set_u32(reg_params[i].value, 0, 32, buf_get_u32(reg->value, 0, 32));
466 }
467 }
468
469 /* restore everything we saved before */
470 for (i = 0; i < MIPS32NUMCOREREGS; i++)
471 {
472 uint32_t regvalue;
473 regvalue = buf_get_u32(mips32->core_cache->reg_list[i].value, 0, 32);
474 if (regvalue != context[i])
475 {
476 LOG_DEBUG("restoring register %s with value 0x%8.8" PRIx32,
477 mips32->core_cache->reg_list[i].name, context[i]);
478 buf_set_u32(mips32->core_cache->reg_list[i].value,
479 0, 32, context[i]);
480 mips32->core_cache->reg_list[i].valid = 1;
481 mips32->core_cache->reg_list[i].dirty = 1;
482 }
483 }
484
485 mips32->isa_mode = isa_mode;
486
487 return ERROR_OK;
488 }
489
490 int mips32_examine(struct target *target)
491 {
492 struct mips32_common *mips32 = target_to_mips32(target);
493
494 if (!target_was_examined(target))
495 {
496 target_set_examined(target);
497
498 /* we will configure later */
499 mips32->bp_scanned = 0;
500 mips32->num_inst_bpoints = 0;
501 mips32->num_data_bpoints = 0;
502 mips32->num_inst_bpoints_avail = 0;
503 mips32->num_data_bpoints_avail = 0;
504 }
505
506 return ERROR_OK;
507 }
508
509 int mips32_configure_break_unit(struct target *target)
510 {
511 /* get pointers to arch-specific information */
512 struct mips32_common *mips32 = target_to_mips32(target);
513 int retval;
514 uint32_t dcr, bpinfo;
515 int i;
516
517 if (mips32->bp_scanned)
518 return ERROR_OK;
519
520 /* get info about breakpoint support */
521 if ((retval = target_read_u32(target, EJTAG_DCR, &dcr)) != ERROR_OK)
522 return retval;
523
524 if (dcr & EJTAG_DCR_IB)
525 {
526 /* get number of inst breakpoints */
527 if ((retval = target_read_u32(target, EJTAG_IBS, &bpinfo)) != ERROR_OK)
528 return retval;
529
530 mips32->num_inst_bpoints = (bpinfo >> 24) & 0x0F;
531 mips32->num_inst_bpoints_avail = mips32->num_inst_bpoints;
532 mips32->inst_break_list = calloc(mips32->num_inst_bpoints, sizeof(struct mips32_comparator));
533 for (i = 0; i < mips32->num_inst_bpoints; i++)
534 {
535 mips32->inst_break_list[i].reg_address = EJTAG_IBA1 + (0x100 * i);
536 }
537
538 /* clear IBIS reg */
539 if ((retval = target_write_u32(target, EJTAG_IBS, 0)) != ERROR_OK)
540 return retval;
541 }
542
543 if (dcr & EJTAG_DCR_DB)
544 {
545 /* get number of data breakpoints */
546 if ((retval = target_read_u32(target, EJTAG_DBS, &bpinfo)) != ERROR_OK)
547 return retval;
548
549 mips32->num_data_bpoints = (bpinfo >> 24) & 0x0F;
550 mips32->num_data_bpoints_avail = mips32->num_data_bpoints;
551 mips32->data_break_list = calloc(mips32->num_data_bpoints, sizeof(struct mips32_comparator));
552 for (i = 0; i < mips32->num_data_bpoints; i++)
553 {
554 mips32->data_break_list[i].reg_address = EJTAG_DBA1 + (0x100 * i);
555 }
556
557 /* clear DBIS reg */
558 if ((retval = target_write_u32(target, EJTAG_DBS, 0)) != ERROR_OK)
559 return retval;
560 }
561
562 /* check if target endianness settings matches debug control register */
563 if ( ( (dcr & EJTAG_DCR_ENM) && (target->endianness == TARGET_LITTLE_ENDIAN) ) ||
564 ( !(dcr & EJTAG_DCR_ENM) && (target->endianness == TARGET_BIG_ENDIAN) ) )
565 {
566 LOG_WARNING("DCR endianness settings does not match target settings");
567 }
568
569 LOG_DEBUG("DCR 0x%" PRIx32 " numinst %i numdata %i", dcr, mips32->num_inst_bpoints,
570 mips32->num_data_bpoints);
571
572 mips32->bp_scanned = 1;
573
574 return ERROR_OK;
575 }
576
577 int mips32_enable_interrupts(struct target *target, int enable)
578 {
579 int retval;
580 int update = 0;
581 uint32_t dcr;
582
583 /* read debug control register */
584 if ((retval = target_read_u32(target, EJTAG_DCR, &dcr)) != ERROR_OK)
585 return retval;
586
587 if (enable)
588 {
589 if (!(dcr & EJTAG_DCR_INTE))
590 {
591 /* enable interrupts */
592 dcr |= EJTAG_DCR_INTE;
593 update = 1;
594 }
595 }
596 else
597 {
598 if (dcr & EJTAG_DCR_INTE)
599 {
600 /* disable interrupts */
601 dcr &= ~EJTAG_DCR_INTE;
602 update = 1;
603 }
604 }
605
606 if (update)
607 {
608 if ((retval = target_write_u32(target, EJTAG_DCR, dcr)) != ERROR_OK)
609 return retval;
610 }
611
612 return ERROR_OK;
613 }
614
615 int mips32_checksum_memory(struct target *target, uint32_t address,
616 uint32_t count, uint32_t* checksum)
617 {
618 struct working_area *crc_algorithm;
619 struct reg_param reg_params[2];
620 struct mips32_algorithm mips32_info;
621 int retval;
622 uint32_t i;
623
624 /* see contib/loaders/checksum/mips32.s for src */
625
626 static const uint32_t mips_crc_code[] =
627 {
628 0x248C0000, /* addiu $t4, $a0, 0 */
629 0x24AA0000, /* addiu $t2, $a1, 0 */
630 0x2404FFFF, /* addiu $a0, $zero, 0xffffffff */
631 0x10000010, /* beq $zero, $zero, ncomp */
632 0x240B0000, /* addiu $t3, $zero, 0 */
633 /* nbyte: */
634 0x81850000, /* lb $a1, ($t4) */
635 0x218C0001, /* addi $t4, $t4, 1 */
636 0x00052E00, /* sll $a1, $a1, 24 */
637 0x3C0204C1, /* lui $v0, 0x04c1 */
638 0x00852026, /* xor $a0, $a0, $a1 */
639 0x34471DB7, /* ori $a3, $v0, 0x1db7 */
640 0x00003021, /* addu $a2, $zero, $zero */
641 /* loop: */
642 0x00044040, /* sll $t0, $a0, 1 */
643 0x24C60001, /* addiu $a2, $a2, 1 */
644 0x28840000, /* slti $a0, $a0, 0 */
645 0x01074826, /* xor $t1, $t0, $a3 */
646 0x0124400B, /* movn $t0, $t1, $a0 */
647 0x28C30008, /* slti $v1, $a2, 8 */
648 0x1460FFF9, /* bne $v1, $zero, loop */
649 0x01002021, /* addu $a0, $t0, $zero */
650 /* ncomp: */
651 0x154BFFF0, /* bne $t2, $t3, nbyte */
652 0x256B0001, /* addiu $t3, $t3, 1 */
653 0x7000003F, /* sdbbp */
654 };
655
656 /* make sure we have a working area */
657 if (target_alloc_working_area(target, sizeof(mips_crc_code), &crc_algorithm) != ERROR_OK)
658 {
659 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
660 }
661
662 /* convert flash writing code into a buffer in target endianness */
663 for (i = 0; i < ARRAY_SIZE(mips_crc_code); i++)
664 target_write_u32(target, crc_algorithm->address + i*sizeof(uint32_t), mips_crc_code[i]);
665
666 mips32_info.common_magic = MIPS32_COMMON_MAGIC;
667 mips32_info.isa_mode = MIPS32_ISA_MIPS32;
668
669 init_reg_param(&reg_params[0], "a0", 32, PARAM_IN_OUT);
670 buf_set_u32(reg_params[0].value, 0, 32, address);
671
672 init_reg_param(&reg_params[1], "a1", 32, PARAM_OUT);
673 buf_set_u32(reg_params[1].value, 0, 32, count);
674
675 int timeout = 20000 * (1 + (count / (1024 * 1024)));
676
677 if ((retval = target_run_algorithm(target, 0, NULL, 2, reg_params,
678 crc_algorithm->address, crc_algorithm->address + (sizeof(mips_crc_code)-4), timeout,
679 &mips32_info)) != ERROR_OK)
680 {
681 destroy_reg_param(&reg_params[0]);
682 destroy_reg_param(&reg_params[1]);
683 target_free_working_area(target, crc_algorithm);
684 return 0;
685 }
686
687 *checksum = buf_get_u32(reg_params[0].value, 0, 32);
688
689 destroy_reg_param(&reg_params[0]);
690 destroy_reg_param(&reg_params[1]);
691
692 target_free_working_area(target, crc_algorithm);
693
694 return ERROR_OK;
695 }
696
697 /** Checks whether a memory region is zeroed. */
698 int mips32_blank_check_memory(struct target *target,
699 uint32_t address, uint32_t count, uint32_t* blank)
700 {
701 struct working_area *erase_check_algorithm;
702 struct reg_param reg_params[3];
703 struct mips32_algorithm mips32_info;
704 int retval;
705 uint32_t i;
706
707 static const uint32_t erase_check_code[] =
708 {
709 /* nbyte: */
710 0x80880000, /* lb $t0, ($a0) */
711 0x00C83024, /* and $a2, $a2, $t0 */
712 0x24A5FFFF, /* addiu $a1, $a1, -1 */
713 0x14A0FFFC, /* bne $a1, $zero, nbyte */
714 0x24840001, /* addiu $a0, $a0, 1 */
715 0x7000003F /* sdbbp */
716 };
717
718 /* make sure we have a working area */
719 if (target_alloc_working_area(target, sizeof(erase_check_code), &erase_check_algorithm) != ERROR_OK)
720 {
721 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
722 }
723
724 /* convert flash writing code into a buffer in target endianness */
725 for (i = 0; i < ARRAY_SIZE(erase_check_code); i++)
726 {
727 target_write_u32(target, erase_check_algorithm->address + i*sizeof(uint32_t),
728 erase_check_code[i]);
729 }
730
731 mips32_info.common_magic = MIPS32_COMMON_MAGIC;
732 mips32_info.isa_mode = MIPS32_ISA_MIPS32;
733
734 init_reg_param(&reg_params[0], "a0", 32, PARAM_OUT);
735 buf_set_u32(reg_params[0].value, 0, 32, address);
736
737 init_reg_param(&reg_params[1], "a1", 32, PARAM_OUT);
738 buf_set_u32(reg_params[1].value, 0, 32, count);
739
740 init_reg_param(&reg_params[2], "a2", 32, PARAM_IN_OUT);
741 buf_set_u32(reg_params[2].value, 0, 32, 0xff);
742
743 if ((retval = target_run_algorithm(target, 0, NULL, 3, reg_params,
744 erase_check_algorithm->address,
745 erase_check_algorithm->address + (sizeof(erase_check_code)-2),
746 10000, &mips32_info)) != ERROR_OK)
747 {
748 destroy_reg_param(&reg_params[0]);
749 destroy_reg_param(&reg_params[1]);
750 destroy_reg_param(&reg_params[2]);
751 target_free_working_area(target, erase_check_algorithm);
752 return 0;
753 }
754
755 *blank = buf_get_u32(reg_params[2].value, 0, 32);
756
757 destroy_reg_param(&reg_params[0]);
758 destroy_reg_param(&reg_params[1]);
759 destroy_reg_param(&reg_params[2]);
760
761 target_free_working_area(target, erase_check_algorithm);
762
763 return ERROR_OK;
764 }
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)