1 /***************************************************************************
2 * Copyright (C) 2008 by Spencer Oliver *
3 * spen@spen-soft.co.uk *
5 * Copyright (C) 2008 by David T.L. Wong *
7 * Copyright (C) 2007,2008 Øyvind Harboe *
8 * oyvind.harboe@zylin.com *
10 * This program is free software; you can redistribute it and/or modify *
11 * it under the terms of the GNU General Public License as published by *
12 * the Free Software Foundation; either version 2 of the License, or *
13 * (at your option) any later version. *
15 * This program is distributed in the hope that it will be useful, *
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
18 * GNU General Public License for more details. *
20 * You should have received a copy of the GNU General Public License *
21 * along with this program; if not, write to the *
22 * Free Software Foundation, Inc., *
23 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
24 ***************************************************************************/
30 #include "breakpoints.h"
31 #include "algorithm.h"
34 static char* mips32_core_reg_list
[] =
36 "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3",
37 "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7",
38 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
39 "t8", "t9", "k0", "k1", "gp", "sp", "fp", "ra",
40 "status", "lo", "hi", "badvaddr", "cause", "pc"
43 static const char *mips_isa_strings
[] =
48 static struct mips32_core_reg mips32_core_reg_list_arch_info
[MIPS32NUMCOREREGS
] =
91 /* number of mips dummy fp regs fp0 - fp31 + fsr and fir
92 * we also add 18 unknown registers to handle gdb requests */
94 #define MIPS32NUMFPREGS 34 + 18
96 static uint8_t mips32_gdb_dummy_fp_value
[] = {0, 0, 0, 0};
98 static struct reg mips32_gdb_dummy_fp_reg
=
100 .name
= "GDB dummy floating-point register",
101 .value
= mips32_gdb_dummy_fp_value
,
108 static int mips32_get_core_reg(struct reg
*reg
)
111 struct mips32_core_reg
*mips32_reg
= reg
->arch_info
;
112 struct target
*target
= mips32_reg
->target
;
113 struct mips32_common
*mips32_target
= target_to_mips32(target
);
115 if (target
->state
!= TARGET_HALTED
)
117 return ERROR_TARGET_NOT_HALTED
;
120 retval
= mips32_target
->read_core_reg(target
, mips32_reg
->num
);
125 static int mips32_set_core_reg(struct reg
*reg
, uint8_t *buf
)
127 struct mips32_core_reg
*mips32_reg
= reg
->arch_info
;
128 struct target
*target
= mips32_reg
->target
;
129 uint32_t value
= buf_get_u32(buf
, 0, 32);
131 if (target
->state
!= TARGET_HALTED
)
133 return ERROR_TARGET_NOT_HALTED
;
136 buf_set_u32(reg
->value
, 0, 32, value
);
143 static int mips32_read_core_reg(struct target
*target
, int num
)
146 struct mips32_core_reg
*mips_core_reg
;
148 /* get pointers to arch-specific information */
149 struct mips32_common
*mips32
= target_to_mips32(target
);
151 if ((num
< 0) || (num
>= MIPS32NUMCOREREGS
))
152 return ERROR_INVALID_ARGUMENTS
;
154 mips_core_reg
= mips32
->core_cache
->reg_list
[num
].arch_info
;
155 reg_value
= mips32
->core_regs
[num
];
156 buf_set_u32(mips32
->core_cache
->reg_list
[num
].value
, 0, 32, reg_value
);
157 mips32
->core_cache
->reg_list
[num
].valid
= 1;
158 mips32
->core_cache
->reg_list
[num
].dirty
= 0;
163 static int mips32_write_core_reg(struct target
*target
, int num
)
166 struct mips32_core_reg
*mips_core_reg
;
168 /* get pointers to arch-specific information */
169 struct mips32_common
*mips32
= target_to_mips32(target
);
171 if ((num
< 0) || (num
>= MIPS32NUMCOREREGS
))
172 return ERROR_INVALID_ARGUMENTS
;
174 reg_value
= buf_get_u32(mips32
->core_cache
->reg_list
[num
].value
, 0, 32);
175 mips_core_reg
= mips32
->core_cache
->reg_list
[num
].arch_info
;
176 mips32
->core_regs
[num
] = reg_value
;
177 LOG_DEBUG("write core reg %i value 0x%" PRIx32
"", num
, reg_value
);
178 mips32
->core_cache
->reg_list
[num
].valid
= 1;
179 mips32
->core_cache
->reg_list
[num
].dirty
= 0;
184 int mips32_get_gdb_reg_list(struct target
*target
, struct reg
**reg_list
[], int *reg_list_size
)
186 /* get pointers to arch-specific information */
187 struct mips32_common
*mips32
= target_to_mips32(target
);
190 /* include floating point registers */
191 *reg_list_size
= MIPS32NUMCOREREGS
+ MIPS32NUMFPREGS
;
192 *reg_list
= malloc(sizeof(struct reg
*) * (*reg_list_size
));
194 for (i
= 0; i
< MIPS32NUMCOREREGS
; i
++)
196 (*reg_list
)[i
] = &mips32
->core_cache
->reg_list
[i
];
199 /* add dummy floating points regs */
200 for (i
= MIPS32NUMCOREREGS
; i
< (MIPS32NUMCOREREGS
+ MIPS32NUMFPREGS
); i
++)
202 (*reg_list
)[i
] = &mips32_gdb_dummy_fp_reg
;
208 int mips32_save_context(struct target
*target
)
212 /* get pointers to arch-specific information */
213 struct mips32_common
*mips32
= target_to_mips32(target
);
214 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
216 /* read core registers */
217 mips32_pracc_read_regs(ejtag_info
, mips32
->core_regs
);
219 for (i
= 0; i
< MIPS32NUMCOREREGS
; i
++)
221 if (!mips32
->core_cache
->reg_list
[i
].valid
)
223 mips32
->read_core_reg(target
, i
);
230 int mips32_restore_context(struct target
*target
)
234 /* get pointers to arch-specific information */
235 struct mips32_common
*mips32
= target_to_mips32(target
);
236 struct mips_ejtag
*ejtag_info
= &mips32
->ejtag_info
;
238 for (i
= 0; i
< MIPS32NUMCOREREGS
; i
++)
240 if (mips32
->core_cache
->reg_list
[i
].dirty
)
242 mips32
->write_core_reg(target
, i
);
246 /* write core regs */
247 mips32_pracc_write_regs(ejtag_info
, mips32
->core_regs
);
252 int mips32_arch_state(struct target
*target
)
254 struct mips32_common
*mips32
= target_to_mips32(target
);
256 LOG_USER("target halted in %s mode due to %s, pc: 0x%8.8" PRIx32
"",
257 mips_isa_strings
[mips32
->isa_mode
],
258 debug_reason_name(target
),
259 buf_get_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32));
264 static const struct reg_arch_type mips32_reg_type
= {
265 .get
= mips32_get_core_reg
,
266 .set
= mips32_set_core_reg
,
269 struct reg_cache
*mips32_build_reg_cache(struct target
*target
)
271 /* get pointers to arch-specific information */
272 struct mips32_common
*mips32
= target_to_mips32(target
);
274 int num_regs
= MIPS32NUMCOREREGS
;
275 struct reg_cache
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
276 struct reg_cache
*cache
= malloc(sizeof(struct reg_cache
));
277 struct reg
*reg_list
= malloc(sizeof(struct reg
) * num_regs
);
278 struct mips32_core_reg
*arch_info
= malloc(sizeof(struct mips32_core_reg
) * num_regs
);
281 register_init_dummy(&mips32_gdb_dummy_fp_reg
);
283 /* Build the process context cache */
284 cache
->name
= "mips32 registers";
286 cache
->reg_list
= reg_list
;
287 cache
->num_regs
= num_regs
;
289 mips32
->core_cache
= cache
;
291 for (i
= 0; i
< num_regs
; i
++)
293 arch_info
[i
] = mips32_core_reg_list_arch_info
[i
];
294 arch_info
[i
].target
= target
;
295 arch_info
[i
].mips32_common
= mips32
;
296 reg_list
[i
].name
= mips32_core_reg_list
[i
];
297 reg_list
[i
].size
= 32;
298 reg_list
[i
].value
= calloc(1, 4);
299 reg_list
[i
].dirty
= 0;
300 reg_list
[i
].valid
= 0;
301 reg_list
[i
].type
= &mips32_reg_type
;
302 reg_list
[i
].arch_info
= &arch_info
[i
];
308 int mips32_init_arch_info(struct target
*target
, struct mips32_common
*mips32
, struct jtag_tap
*tap
)
310 target
->arch_info
= mips32
;
311 mips32
->common_magic
= MIPS32_COMMON_MAGIC
;
313 /* has breakpoint/watchpint unit been scanned */
314 mips32
->bp_scanned
= 0;
315 mips32
->data_break_list
= NULL
;
317 mips32
->ejtag_info
.tap
= tap
;
318 mips32
->read_core_reg
= mips32_read_core_reg
;
319 mips32
->write_core_reg
= mips32_write_core_reg
;
324 /* run to exit point. return error if exit point was not reached. */
325 static int mips32_run_and_wait(struct target
*target
, uint32_t entry_point
,
326 int timeout_ms
, uint32_t exit_point
, struct mips32_common
*mips32
)
330 /* This code relies on the target specific resume() and poll()->debug_entry()
331 * sequence to write register values to the processor and the read them back */
332 if ((retval
= target_resume(target
, 0, entry_point
, 0, 1)) != ERROR_OK
)
337 retval
= target_wait_state(target
, TARGET_HALTED
, timeout_ms
);
338 /* If the target fails to halt due to the breakpoint, force a halt */
339 if (retval
!= ERROR_OK
|| target
->state
!= TARGET_HALTED
)
341 if ((retval
= target_halt(target
)) != ERROR_OK
)
343 if ((retval
= target_wait_state(target
, TARGET_HALTED
, 500)) != ERROR_OK
)
347 return ERROR_TARGET_TIMEOUT
;
350 pc
= buf_get_u32(mips32
->core_cache
->reg_list
[MIPS32_PC
].value
, 0, 32);
351 if (exit_point
&& (pc
!= exit_point
))
353 LOG_DEBUG("failed algoritm halted at 0x%" PRIx32
" ", pc
);
354 return ERROR_TARGET_TIMEOUT
;
360 int mips32_run_algorithm(struct target
*target
, int num_mem_params
,
361 struct mem_param
*mem_params
, int num_reg_params
,
362 struct reg_param
*reg_params
, uint32_t entry_point
,
363 uint32_t exit_point
, int timeout_ms
, void *arch_info
)
365 struct mips32_common
*mips32
= target_to_mips32(target
);
366 struct mips32_algorithm
*mips32_algorithm_info
= arch_info
;
367 enum mips32_isa_mode isa_mode
= mips32
->isa_mode
;
369 uint32_t context
[MIPS32NUMCOREREGS
];
371 int retval
= ERROR_OK
;
373 LOG_DEBUG("Running algorithm");
375 /* NOTE: mips32_run_algorithm requires that each algorithm uses a software breakpoint
376 * at the exit point */
378 if (mips32
->common_magic
!= MIPS32_COMMON_MAGIC
)
380 LOG_ERROR("current target isn't a MIPS32 target");
381 return ERROR_TARGET_INVALID
;
384 if (target
->state
!= TARGET_HALTED
)
386 LOG_WARNING("target not halted");
387 return ERROR_TARGET_NOT_HALTED
;
390 /* refresh core register cache */
391 for (i
= 0; i
< MIPS32NUMCOREREGS
; i
++)
393 if (!mips32
->core_cache
->reg_list
[i
].valid
)
394 mips32
->read_core_reg(target
, i
);
395 context
[i
] = buf_get_u32(mips32
->core_cache
->reg_list
[i
].value
, 0, 32);
398 for (i
= 0; i
< num_mem_params
; i
++)
400 if ((retval
= target_write_buffer(target
, mem_params
[i
].address
,
401 mem_params
[i
].size
, mem_params
[i
].value
)) != ERROR_OK
)
407 for (i
= 0; i
< num_reg_params
; i
++)
409 struct reg
*reg
= register_get_by_name(mips32
->core_cache
, reg_params
[i
].reg_name
, 0);
413 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
414 return ERROR_INVALID_ARGUMENTS
;
417 if (reg
->size
!= reg_params
[i
].size
)
419 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size",
420 reg_params
[i
].reg_name
);
421 return ERROR_INVALID_ARGUMENTS
;
424 mips32_set_core_reg(reg
, reg_params
[i
].value
);
427 mips32
->isa_mode
= mips32_algorithm_info
->isa_mode
;
429 retval
= mips32_run_and_wait(target
, entry_point
, timeout_ms
, exit_point
, mips32
);
431 if (retval
!= ERROR_OK
)
434 for (i
= 0; i
< num_mem_params
; i
++)
436 if (mem_params
[i
].direction
!= PARAM_OUT
)
438 if ((retval
= target_read_buffer(target
, mem_params
[i
].address
, mem_params
[i
].size
,
439 mem_params
[i
].value
)) != ERROR_OK
)
446 for (i
= 0; i
< num_reg_params
; i
++)
448 if (reg_params
[i
].direction
!= PARAM_OUT
)
450 struct reg
*reg
= register_get_by_name(mips32
->core_cache
, reg_params
[i
].reg_name
, 0);
453 LOG_ERROR("BUG: register '%s' not found", reg_params
[i
].reg_name
);
454 return ERROR_INVALID_ARGUMENTS
;
457 if (reg
->size
!= reg_params
[i
].size
)
459 LOG_ERROR("BUG: register '%s' size doesn't match reg_params[i].size",
460 reg_params
[i
].reg_name
);
461 return ERROR_INVALID_ARGUMENTS
;
464 buf_set_u32(reg_params
[i
].value
, 0, 32, buf_get_u32(reg
->value
, 0, 32));
468 /* restore everything we saved before */
469 for (i
= 0; i
< MIPS32NUMCOREREGS
; i
++)
472 regvalue
= buf_get_u32(mips32
->core_cache
->reg_list
[i
].value
, 0, 32);
473 if (regvalue
!= context
[i
])
475 LOG_DEBUG("restoring register %s with value 0x%8.8" PRIx32
,
476 mips32
->core_cache
->reg_list
[i
].name
, context
[i
]);
477 buf_set_u32(mips32
->core_cache
->reg_list
[i
].value
,
479 mips32
->core_cache
->reg_list
[i
].valid
= 1;
480 mips32
->core_cache
->reg_list
[i
].dirty
= 1;
484 mips32
->isa_mode
= isa_mode
;
489 int mips32_examine(struct target
*target
)
491 struct mips32_common
*mips32
= target_to_mips32(target
);
493 if (!target_was_examined(target
))
495 target_set_examined(target
);
497 /* we will configure later */
498 mips32
->bp_scanned
= 0;
499 mips32
->num_inst_bpoints
= 0;
500 mips32
->num_data_bpoints
= 0;
501 mips32
->num_inst_bpoints_avail
= 0;
502 mips32
->num_data_bpoints_avail
= 0;
508 int mips32_configure_break_unit(struct target
*target
)
510 /* get pointers to arch-specific information */
511 struct mips32_common
*mips32
= target_to_mips32(target
);
513 uint32_t dcr
, bpinfo
;
516 if (mips32
->bp_scanned
)
519 /* get info about breakpoint support */
520 if ((retval
= target_read_u32(target
, EJTAG_DCR
, &dcr
)) != ERROR_OK
)
523 if (dcr
& EJTAG_DCR_IB
)
525 /* get number of inst breakpoints */
526 if ((retval
= target_read_u32(target
, EJTAG_IBS
, &bpinfo
)) != ERROR_OK
)
529 mips32
->num_inst_bpoints
= (bpinfo
>> 24) & 0x0F;
530 mips32
->num_inst_bpoints_avail
= mips32
->num_inst_bpoints
;
531 mips32
->inst_break_list
= calloc(mips32
->num_inst_bpoints
, sizeof(struct mips32_comparator
));
532 for (i
= 0; i
< mips32
->num_inst_bpoints
; i
++)
534 mips32
->inst_break_list
[i
].reg_address
= EJTAG_IBA1
+ (0x100 * i
);
538 if ((retval
= target_write_u32(target
, EJTAG_IBS
, 0)) != ERROR_OK
)
542 if (dcr
& EJTAG_DCR_DB
)
544 /* get number of data breakpoints */
545 if ((retval
= target_read_u32(target
, EJTAG_DBS
, &bpinfo
)) != ERROR_OK
)
548 mips32
->num_data_bpoints
= (bpinfo
>> 24) & 0x0F;
549 mips32
->num_data_bpoints_avail
= mips32
->num_data_bpoints
;
550 mips32
->data_break_list
= calloc(mips32
->num_data_bpoints
, sizeof(struct mips32_comparator
));
551 for (i
= 0; i
< mips32
->num_data_bpoints
; i
++)
553 mips32
->data_break_list
[i
].reg_address
= EJTAG_DBA1
+ (0x100 * i
);
557 if ((retval
= target_write_u32(target
, EJTAG_DBS
, 0)) != ERROR_OK
)
561 LOG_DEBUG("DCR 0x%" PRIx32
" numinst %i numdata %i", dcr
, mips32
->num_inst_bpoints
,
562 mips32
->num_data_bpoints
);
564 mips32
->bp_scanned
= 1;
569 int mips32_enable_interrupts(struct target
*target
, int enable
)
575 /* read debug control register */
576 if ((retval
= target_read_u32(target
, EJTAG_DCR
, &dcr
)) != ERROR_OK
)
581 if (!(dcr
& EJTAG_DCR_INTE
))
583 /* enable interrupts */
584 dcr
|= EJTAG_DCR_INTE
;
590 if (dcr
& EJTAG_DCR_INTE
)
592 /* disable interrupts */
593 dcr
&= ~EJTAG_DCR_INTE
;
600 if ((retval
= target_write_u32(target
, EJTAG_DCR
, dcr
)) != ERROR_OK
)
607 int mips32_checksum_memory(struct target
*target
, uint32_t address
,
608 uint32_t count
, uint32_t* checksum
)
610 struct working_area
*crc_algorithm
;
611 struct reg_param reg_params
[2];
612 struct mips32_algorithm mips32_info
;
616 /* see contib/loaders/checksum/mips32.s for src */
618 static const uint32_t mips_crc_code
[] =
620 0x248C0000, /* addiu $t4, $a0, 0 */
621 0x24AA0000, /* addiu $t2, $a1, 0 */
622 0x2404FFFF, /* addiu $a0, $zero, 0xffffffff */
623 0x10000010, /* beq $zero, $zero, ncomp */
624 0x240B0000, /* addiu $t3, $zero, 0 */
626 0x81850000, /* lb $a1, ($t4) */
627 0x218C0001, /* addi $t4, $t4, 1 */
628 0x00052E00, /* sll $a1, $a1, 24 */
629 0x3C0204C1, /* lui $v0, 0x04c1 */
630 0x00852026, /* xor $a0, $a0, $a1 */
631 0x34471DB7, /* ori $a3, $v0, 0x1db7 */
632 0x00003021, /* addu $a2, $zero, $zero */
634 0x00044040, /* sll $t0, $a0, 1 */
635 0x24C60001, /* addiu $a2, $a2, 1 */
636 0x28840000, /* slti $a0, $a0, 0 */
637 0x01074826, /* xor $t1, $t0, $a3 */
638 0x0124400B, /* movn $t0, $t1, $a0 */
639 0x28C30008, /* slti $v1, $a2, 8 */
640 0x1460FFF9, /* bne $v1, $zero, loop */
641 0x01002021, /* addu $a0, $t0, $zero */
643 0x154BFFF0, /* bne $t2, $t3, nbyte */
644 0x256B0001, /* addiu $t3, $t3, 1 */
645 0x7000003F, /* sdbbp */
648 /* make sure we have a working area */
649 if (target_alloc_working_area(target
, sizeof(mips_crc_code
), &crc_algorithm
) != ERROR_OK
)
651 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
654 /* convert flash writing code into a buffer in target endianness */
655 for (i
= 0; i
< ARRAY_SIZE(mips_crc_code
); i
++)
656 target_write_u32(target
, crc_algorithm
->address
+ i
*sizeof(uint32_t), mips_crc_code
[i
]);
658 mips32_info
.common_magic
= MIPS32_COMMON_MAGIC
;
659 mips32_info
.isa_mode
= MIPS32_ISA_MIPS32
;
661 init_reg_param(®_params
[0], "a0", 32, PARAM_IN_OUT
);
662 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
664 init_reg_param(®_params
[1], "a1", 32, PARAM_OUT
);
665 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
667 int timeout
= 20000 * (1 + (count
/ (1024 * 1024)));
669 if ((retval
= target_run_algorithm(target
, 0, NULL
, 2, reg_params
,
670 crc_algorithm
->address
, crc_algorithm
->address
+ (sizeof(mips_crc_code
)-4), timeout
,
671 &mips32_info
)) != ERROR_OK
)
673 destroy_reg_param(®_params
[0]);
674 destroy_reg_param(®_params
[1]);
675 target_free_working_area(target
, crc_algorithm
);
679 *checksum
= buf_get_u32(reg_params
[0].value
, 0, 32);
681 destroy_reg_param(®_params
[0]);
682 destroy_reg_param(®_params
[1]);
684 target_free_working_area(target
, crc_algorithm
);
689 /** Checks whether a memory region is zeroed. */
690 int mips32_blank_check_memory(struct target
*target
,
691 uint32_t address
, uint32_t count
, uint32_t* blank
)
693 struct working_area
*erase_check_algorithm
;
694 struct reg_param reg_params
[3];
695 struct mips32_algorithm mips32_info
;
699 static const uint32_t erase_check_code
[] =
702 0x80880000, /* lb $t0, ($a0) */
703 0x00C83024, /* and $a2, $a2, $t0 */
704 0x24A5FFFF, /* addiu $a1, $a1, -1 */
705 0x14A0FFFC, /* bne $a1, $zero, nbyte */
706 0x24840001, /* addiu $a0, $a0, 1 */
707 0x7000003F /* sdbbp */
710 /* make sure we have a working area */
711 if (target_alloc_working_area(target
, sizeof(erase_check_code
), &erase_check_algorithm
) != ERROR_OK
)
713 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
716 /* convert flash writing code into a buffer in target endianness */
717 for (i
= 0; i
< ARRAY_SIZE(erase_check_code
); i
++)
719 target_write_u32(target
, erase_check_algorithm
->address
+ i
*sizeof(uint32_t),
720 erase_check_code
[i
]);
723 mips32_info
.common_magic
= MIPS32_COMMON_MAGIC
;
724 mips32_info
.isa_mode
= MIPS32_ISA_MIPS32
;
726 init_reg_param(®_params
[0], "a0", 32, PARAM_OUT
);
727 buf_set_u32(reg_params
[0].value
, 0, 32, address
);
729 init_reg_param(®_params
[1], "a1", 32, PARAM_OUT
);
730 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
732 init_reg_param(®_params
[2], "a2", 32, PARAM_IN_OUT
);
733 buf_set_u32(reg_params
[2].value
, 0, 32, 0xff);
735 if ((retval
= target_run_algorithm(target
, 0, NULL
, 3, reg_params
,
736 erase_check_algorithm
->address
,
737 erase_check_algorithm
->address
+ (sizeof(erase_check_code
)-2),
738 10000, &mips32_info
)) != ERROR_OK
)
740 destroy_reg_param(®_params
[0]);
741 destroy_reg_param(®_params
[1]);
742 destroy_reg_param(®_params
[2]);
743 target_free_working_area(target
, erase_check_algorithm
);
747 *blank
= buf_get_u32(reg_params
[2].value
, 0, 32);
749 destroy_reg_param(®_params
[0]);
750 destroy_reg_param(®_params
[1]);
751 destroy_reg_param(®_params
[2]);
753 target_free_working_area(target
, erase_check_algorithm
);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)