1 /***************************************************************************
2 * Copyright (C) 2006, 2007 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2007,2008 Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * Copyright (C) 2009 Michael Schwingen *
9 * michael@schwingen.org *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
31 #include "target_type.h"
32 #include "arm7_9_common.h"
33 #include "arm_simulator.h"
34 #include "arm_disassembler.h"
35 #include "time_support.h"
40 * Important XScale documents available as of October 2009 include:
42 * Intel XScale® Core Developer’s Manual, January 2004
43 * Order Number: 273473-002
44 * This has a chapter detailing debug facilities, and punts some
45 * details to chip-specific microarchitecture documentats.
47 * Hot-Debug for Intel XScale® Core Debug White Paper, May 2005
48 * Document Number: 273539-005
49 * Less detailed than the developer's manual, but summarizes those
50 * missing details (for most XScales) and gives LOTS of notes about
51 * debugger/handler interaction issues. Presents a simpler reset
52 * and load-handler sequence than the arch doc. (Note, OpenOCD
53 * doesn't currently support "Hot-Debug" as defined there.)
55 * Chip-specific microarchitecture documents may also be useful.
59 int xscale_register_commands(struct command_context_s
*cmd_ctx
);
61 /* forward declarations */
62 int xscale_target_create(struct target_s
*target
, Jim_Interp
*interp
);
63 int xscale_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
);
64 int xscale_quit(void);
66 int xscale_arch_state(struct target_s
*target
);
67 int xscale_poll(target_t
*target
);
68 int xscale_halt(target_t
*target
);
69 int xscale_resume(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
, int debug_execution
);
70 int xscale_step(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
);
71 int xscale_debug_entry(target_t
*target
);
72 int xscale_restore_context(target_t
*target
);
74 int xscale_assert_reset(target_t
*target
);
75 int xscale_deassert_reset(target_t
*target
);
77 int xscale_set_reg_u32(reg_t
*reg
, uint32_t value
);
79 int xscale_read_core_reg(struct target_s
*target
, int num
, enum armv4_5_mode mode
);
80 int xscale_write_core_reg(struct target_s
*target
, int num
, enum armv4_5_mode mode
, uint32_t value
);
82 int xscale_read_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
);
83 int xscale_write_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
);
84 int xscale_bulk_write_memory(target_t
*target
, uint32_t address
, uint32_t count
, uint8_t *buffer
);
86 int xscale_add_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
);
87 int xscale_remove_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
);
88 int xscale_set_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
);
89 int xscale_unset_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
);
90 int xscale_add_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
);
91 int xscale_remove_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
);
92 void xscale_enable_watchpoints(struct target_s
*target
);
93 void xscale_enable_breakpoints(struct target_s
*target
);
94 static int xscale_virt2phys(struct target_s
*target
, uint32_t virtual, uint32_t *physical
);
95 static int xscale_mmu(struct target_s
*target
, int *enabled
);
97 int xscale_read_trace(target_t
*target
);
99 target_type_t xscale_target
=
104 .arch_state
= xscale_arch_state
,
106 .target_request_data
= NULL
,
109 .resume
= xscale_resume
,
112 .assert_reset
= xscale_assert_reset
,
113 .deassert_reset
= xscale_deassert_reset
,
114 .soft_reset_halt
= NULL
,
116 .get_gdb_reg_list
= armv4_5_get_gdb_reg_list
,
118 .read_memory
= xscale_read_memory
,
119 .write_memory
= xscale_write_memory
,
120 .bulk_write_memory
= xscale_bulk_write_memory
,
121 .checksum_memory
= arm7_9_checksum_memory
,
122 .blank_check_memory
= arm7_9_blank_check_memory
,
124 .run_algorithm
= armv4_5_run_algorithm
,
126 .add_breakpoint
= xscale_add_breakpoint
,
127 .remove_breakpoint
= xscale_remove_breakpoint
,
128 .add_watchpoint
= xscale_add_watchpoint
,
129 .remove_watchpoint
= xscale_remove_watchpoint
,
131 .register_commands
= xscale_register_commands
,
132 .target_create
= xscale_target_create
,
133 .init_target
= xscale_init_target
,
136 .virt2phys
= xscale_virt2phys
,
140 static char *const xscale_reg_list
[] =
142 "XSCALE_MAINID", /* 0 */
152 "XSCALE_IBCR0", /* 10 */
162 "XSCALE_RX", /* 20 */
166 static const xscale_reg_t xscale_reg_arch_info
[] =
168 {XSCALE_MAINID
, NULL
},
169 {XSCALE_CACHETYPE
, NULL
},
171 {XSCALE_AUXCTRL
, NULL
},
177 {XSCALE_CPACCESS
, NULL
},
178 {XSCALE_IBCR0
, NULL
},
179 {XSCALE_IBCR1
, NULL
},
182 {XSCALE_DBCON
, NULL
},
183 {XSCALE_TBREG
, NULL
},
184 {XSCALE_CHKPT0
, NULL
},
185 {XSCALE_CHKPT1
, NULL
},
186 {XSCALE_DCSR
, NULL
}, /* DCSR accessed via JTAG or SW */
187 {-1, NULL
}, /* TX accessed via JTAG */
188 {-1, NULL
}, /* RX accessed via JTAG */
189 {-1, NULL
}, /* TXRXCTRL implicit access via JTAG */
192 static int xscale_reg_arch_type
= -1;
194 int xscale_get_reg(reg_t
*reg
);
195 int xscale_set_reg(reg_t
*reg
, uint8_t *buf
);
197 int xscale_get_arch_pointers(target_t
*target
, armv4_5_common_t
**armv4_5_p
, xscale_common_t
**xscale_p
)
199 armv4_5_common_t
*armv4_5
= target
->arch_info
;
200 xscale_common_t
*xscale
= armv4_5
->arch_info
;
202 if (armv4_5
->common_magic
!= ARMV4_5_COMMON_MAGIC
)
204 LOG_ERROR("target isn't an XScale target");
208 if (xscale
->common_magic
!= XSCALE_COMMON_MAGIC
)
210 LOG_ERROR("target isn't an XScale target");
214 *armv4_5_p
= armv4_5
;
220 int xscale_jtag_set_instr(jtag_tap_t
*tap
, uint32_t new_instr
)
225 if (buf_get_u32(tap
->cur_instr
, 0, tap
->ir_length
) != new_instr
)
230 field
.num_bits
= tap
->ir_length
;
231 field
.out_value
= calloc(CEIL(field
.num_bits
, 8), 1);
232 buf_set_u32(field
.out_value
, 0, field
.num_bits
, new_instr
);
235 field
.in_value
= tmp
;
237 jtag_add_ir_scan(1, &field
, jtag_get_end_state());
239 /* FIX!!!! isn't this check superfluous? verify_ircapture handles this? */
240 jtag_check_value_mask(&field
, tap
->expected
, tap
->expected_mask
);
242 free(field
.out_value
);
248 int xscale_read_dcsr(target_t
*target
)
250 armv4_5_common_t
*armv4_5
= target
->arch_info
;
251 xscale_common_t
*xscale
= armv4_5
->arch_info
;
255 scan_field_t fields
[3];
256 uint8_t field0
= 0x0;
257 uint8_t field0_check_value
= 0x2;
258 uint8_t field0_check_mask
= 0x7;
259 uint8_t field2
= 0x0;
260 uint8_t field2_check_value
= 0x0;
261 uint8_t field2_check_mask
= 0x1;
263 jtag_set_end_state(TAP_DRPAUSE
);
264 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dcsr
);
266 buf_set_u32(&field0
, 1, 1, xscale
->hold_rst
);
267 buf_set_u32(&field0
, 2, 1, xscale
->external_debug_break
);
269 fields
[0].tap
= xscale
->jtag_info
.tap
;
270 fields
[0].num_bits
= 3;
271 fields
[0].out_value
= &field0
;
273 fields
[0].in_value
= &tmp
;
275 fields
[1].tap
= xscale
->jtag_info
.tap
;
276 fields
[1].num_bits
= 32;
277 fields
[1].out_value
= NULL
;
278 fields
[1].in_value
= xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
;
280 fields
[2].tap
= xscale
->jtag_info
.tap
;
281 fields
[2].num_bits
= 1;
282 fields
[2].out_value
= &field2
;
284 fields
[2].in_value
= &tmp2
;
286 jtag_add_dr_scan(3, fields
, jtag_get_end_state());
288 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
289 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
291 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
293 LOG_ERROR("JTAG error while reading DCSR");
297 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].dirty
= 0;
298 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].valid
= 1;
300 /* write the register with the value we just read
301 * on this second pass, only the first bit of field0 is guaranteed to be 0)
303 field0_check_mask
= 0x1;
304 fields
[1].out_value
= xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
;
305 fields
[1].in_value
= NULL
;
307 jtag_set_end_state(TAP_IDLE
);
309 jtag_add_dr_scan(3, fields
, jtag_get_end_state());
311 /* DANGER!!! this must be here. It will make sure that the arguments
312 * to jtag_set_check_value() does not go out of scope! */
313 return jtag_execute_queue();
317 static void xscale_getbuf(jtag_callback_data_t arg
)
319 uint8_t *in
= (uint8_t *)arg
;
320 *((uint32_t *)in
) = buf_get_u32(in
, 0, 32);
323 int xscale_receive(target_t
*target
, uint32_t *buffer
, int num_words
)
326 return ERROR_INVALID_ARGUMENTS
;
328 int retval
= ERROR_OK
;
329 armv4_5_common_t
*armv4_5
= target
->arch_info
;
330 xscale_common_t
*xscale
= armv4_5
->arch_info
;
333 scan_field_t fields
[3];
335 uint8_t *field0
= malloc(num_words
* 1);
336 uint8_t field0_check_value
= 0x2;
337 uint8_t field0_check_mask
= 0x6;
338 uint32_t *field1
= malloc(num_words
* 4);
339 uint8_t field2_check_value
= 0x0;
340 uint8_t field2_check_mask
= 0x1;
342 int words_scheduled
= 0;
346 path
[0] = TAP_DRSELECT
;
347 path
[1] = TAP_DRCAPTURE
;
348 path
[2] = TAP_DRSHIFT
;
350 fields
[0].tap
= xscale
->jtag_info
.tap
;
351 fields
[0].num_bits
= 3;
352 fields
[0].out_value
= NULL
;
353 fields
[0].in_value
= NULL
;
354 fields
[0].check_value
= &field0_check_value
;
355 fields
[0].check_mask
= &field0_check_mask
;
357 fields
[1].tap
= xscale
->jtag_info
.tap
;
358 fields
[1].num_bits
= 32;
359 fields
[1].out_value
= NULL
;
360 fields
[1].check_value
= NULL
;
361 fields
[1].check_mask
= NULL
;
363 fields
[2].tap
= xscale
->jtag_info
.tap
;
364 fields
[2].num_bits
= 1;
365 fields
[2].out_value
= NULL
;
366 fields
[2].in_value
= NULL
;
367 fields
[2].check_value
= &field2_check_value
;
368 fields
[2].check_mask
= &field2_check_mask
;
370 jtag_set_end_state(TAP_IDLE
);
371 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dbgtx
);
372 jtag_add_runtest(1, jtag_get_end_state()); /* ensures that we're in the TAP_IDLE state as the above could be a no-op */
374 /* repeat until all words have been collected */
376 while (words_done
< num_words
)
380 for (i
= words_done
; i
< num_words
; i
++)
382 fields
[0].in_value
= &field0
[i
];
384 jtag_add_pathmove(3, path
);
386 fields
[1].in_value
= (uint8_t *)(field1
+ i
);
388 jtag_add_dr_scan_check(3, fields
, jtag_set_end_state(TAP_IDLE
));
390 jtag_add_callback(xscale_getbuf
, (jtag_callback_data_t
)(field1
+ i
));
395 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
397 LOG_ERROR("JTAG error while receiving data from debug handler");
401 /* examine results */
402 for (i
= words_done
; i
< num_words
; i
++)
404 if (!(field0
[0] & 1))
406 /* move backwards if necessary */
408 for (j
= i
; j
< num_words
- 1; j
++)
410 field0
[j
] = field0
[j
+ 1];
411 field1
[j
] = field1
[j
+ 1];
416 if (words_scheduled
== 0)
418 if (attempts
++==1000)
420 LOG_ERROR("Failed to receiving data from debug handler after 1000 attempts");
421 retval
= ERROR_TARGET_TIMEOUT
;
426 words_done
+= words_scheduled
;
429 for (i
= 0; i
< num_words
; i
++)
430 *(buffer
++) = buf_get_u32((uint8_t*)&field1
[i
], 0, 32);
437 int xscale_read_tx(target_t
*target
, int consume
)
439 armv4_5_common_t
*armv4_5
= target
->arch_info
;
440 xscale_common_t
*xscale
= armv4_5
->arch_info
;
442 tap_state_t noconsume_path
[6];
445 struct timeval timeout
, now
;
447 scan_field_t fields
[3];
448 uint8_t field0_in
= 0x0;
449 uint8_t field0_check_value
= 0x2;
450 uint8_t field0_check_mask
= 0x6;
451 uint8_t field2_check_value
= 0x0;
452 uint8_t field2_check_mask
= 0x1;
454 jtag_set_end_state(TAP_IDLE
);
456 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dbgtx
);
458 path
[0] = TAP_DRSELECT
;
459 path
[1] = TAP_DRCAPTURE
;
460 path
[2] = TAP_DRSHIFT
;
462 noconsume_path
[0] = TAP_DRSELECT
;
463 noconsume_path
[1] = TAP_DRCAPTURE
;
464 noconsume_path
[2] = TAP_DREXIT1
;
465 noconsume_path
[3] = TAP_DRPAUSE
;
466 noconsume_path
[4] = TAP_DREXIT2
;
467 noconsume_path
[5] = TAP_DRSHIFT
;
469 fields
[0].tap
= xscale
->jtag_info
.tap
;
470 fields
[0].num_bits
= 3;
471 fields
[0].out_value
= NULL
;
472 fields
[0].in_value
= &field0_in
;
474 fields
[1].tap
= xscale
->jtag_info
.tap
;
475 fields
[1].num_bits
= 32;
476 fields
[1].out_value
= NULL
;
477 fields
[1].in_value
= xscale
->reg_cache
->reg_list
[XSCALE_TX
].value
;
479 fields
[2].tap
= xscale
->jtag_info
.tap
;
480 fields
[2].num_bits
= 1;
481 fields
[2].out_value
= NULL
;
483 fields
[2].in_value
= &tmp
;
485 gettimeofday(&timeout
, NULL
);
486 timeval_add_time(&timeout
, 1, 0);
490 /* if we want to consume the register content (i.e. clear TX_READY),
491 * we have to go straight from Capture-DR to Shift-DR
492 * otherwise, we go from Capture-DR to Exit1-DR to Pause-DR
495 jtag_add_pathmove(3, path
);
498 jtag_add_pathmove(sizeof(noconsume_path
)/sizeof(*noconsume_path
), noconsume_path
);
501 jtag_add_dr_scan(3, fields
, jtag_set_end_state(TAP_IDLE
));
503 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
504 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
506 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
508 LOG_ERROR("JTAG error while reading TX");
509 return ERROR_TARGET_TIMEOUT
;
512 gettimeofday(&now
, NULL
);
513 if ((now
.tv_sec
> timeout
.tv_sec
) || ((now
.tv_sec
== timeout
.tv_sec
)&& (now
.tv_usec
> timeout
.tv_usec
)))
515 LOG_ERROR("time out reading TX register");
516 return ERROR_TARGET_TIMEOUT
;
518 if (!((!(field0_in
& 1)) && consume
))
522 if (debug_level
>= 3)
524 LOG_DEBUG("waiting 100ms");
525 alive_sleep(100); /* avoid flooding the logs */
533 if (!(field0_in
& 1))
534 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
539 int xscale_write_rx(target_t
*target
)
541 armv4_5_common_t
*armv4_5
= target
->arch_info
;
542 xscale_common_t
*xscale
= armv4_5
->arch_info
;
545 struct timeval timeout
, now
;
547 scan_field_t fields
[3];
548 uint8_t field0_out
= 0x0;
549 uint8_t field0_in
= 0x0;
550 uint8_t field0_check_value
= 0x2;
551 uint8_t field0_check_mask
= 0x6;
552 uint8_t field2
= 0x0;
553 uint8_t field2_check_value
= 0x0;
554 uint8_t field2_check_mask
= 0x1;
556 jtag_set_end_state(TAP_IDLE
);
558 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dbgrx
);
560 fields
[0].tap
= xscale
->jtag_info
.tap
;
561 fields
[0].num_bits
= 3;
562 fields
[0].out_value
= &field0_out
;
563 fields
[0].in_value
= &field0_in
;
565 fields
[1].tap
= xscale
->jtag_info
.tap
;
566 fields
[1].num_bits
= 32;
567 fields
[1].out_value
= xscale
->reg_cache
->reg_list
[XSCALE_RX
].value
;
568 fields
[1].in_value
= NULL
;
570 fields
[2].tap
= xscale
->jtag_info
.tap
;
571 fields
[2].num_bits
= 1;
572 fields
[2].out_value
= &field2
;
574 fields
[2].in_value
= &tmp
;
576 gettimeofday(&timeout
, NULL
);
577 timeval_add_time(&timeout
, 1, 0);
579 /* poll until rx_read is low */
580 LOG_DEBUG("polling RX");
583 jtag_add_dr_scan(3, fields
, jtag_set_end_state(TAP_IDLE
));
585 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
586 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
588 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
590 LOG_ERROR("JTAG error while writing RX");
594 gettimeofday(&now
, NULL
);
595 if ((now
.tv_sec
> timeout
.tv_sec
) || ((now
.tv_sec
== timeout
.tv_sec
)&& (now
.tv_usec
> timeout
.tv_usec
)))
597 LOG_ERROR("time out writing RX register");
598 return ERROR_TARGET_TIMEOUT
;
600 if (!(field0_in
& 1))
602 if (debug_level
>= 3)
604 LOG_DEBUG("waiting 100ms");
605 alive_sleep(100); /* avoid flooding the logs */
615 jtag_add_dr_scan(3, fields
, jtag_set_end_state(TAP_IDLE
));
617 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
619 LOG_ERROR("JTAG error while writing RX");
626 /* send count elements of size byte to the debug handler */
627 int xscale_send(target_t
*target
, uint8_t *buffer
, int count
, int size
)
629 armv4_5_common_t
*armv4_5
= target
->arch_info
;
630 xscale_common_t
*xscale
= armv4_5
->arch_info
;
638 jtag_set_end_state(TAP_IDLE
);
640 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dbgrx
);
647 int endianness
= target
->endianness
;
648 while (done_count
++ < count
)
653 if (endianness
== TARGET_LITTLE_ENDIAN
)
655 t
[1]=le_to_h_u32(buffer
);
658 t
[1]=be_to_h_u32(buffer
);
662 if (endianness
== TARGET_LITTLE_ENDIAN
)
664 t
[1]=le_to_h_u16(buffer
);
667 t
[1]=be_to_h_u16(buffer
);
674 LOG_ERROR("BUG: size neither 4, 2 nor 1");
677 jtag_add_dr_out(xscale
->jtag_info
.tap
,
681 jtag_set_end_state(TAP_IDLE
));
685 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
687 LOG_ERROR("JTAG error while sending data to debug handler");
694 int xscale_send_u32(target_t
*target
, uint32_t value
)
696 armv4_5_common_t
*armv4_5
= target
->arch_info
;
697 xscale_common_t
*xscale
= armv4_5
->arch_info
;
699 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_RX
].value
, 0, 32, value
);
700 return xscale_write_rx(target
);
703 int xscale_write_dcsr(target_t
*target
, int hold_rst
, int ext_dbg_brk
)
705 armv4_5_common_t
*armv4_5
= target
->arch_info
;
706 xscale_common_t
*xscale
= armv4_5
->arch_info
;
710 scan_field_t fields
[3];
711 uint8_t field0
= 0x0;
712 uint8_t field0_check_value
= 0x2;
713 uint8_t field0_check_mask
= 0x7;
714 uint8_t field2
= 0x0;
715 uint8_t field2_check_value
= 0x0;
716 uint8_t field2_check_mask
= 0x1;
719 xscale
->hold_rst
= hold_rst
;
721 if (ext_dbg_brk
!= -1)
722 xscale
->external_debug_break
= ext_dbg_brk
;
724 jtag_set_end_state(TAP_IDLE
);
725 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dcsr
);
727 buf_set_u32(&field0
, 1, 1, xscale
->hold_rst
);
728 buf_set_u32(&field0
, 2, 1, xscale
->external_debug_break
);
730 fields
[0].tap
= xscale
->jtag_info
.tap
;
731 fields
[0].num_bits
= 3;
732 fields
[0].out_value
= &field0
;
734 fields
[0].in_value
= &tmp
;
736 fields
[1].tap
= xscale
->jtag_info
.tap
;
737 fields
[1].num_bits
= 32;
738 fields
[1].out_value
= xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
;
739 fields
[1].in_value
= NULL
;
741 fields
[2].tap
= xscale
->jtag_info
.tap
;
742 fields
[2].num_bits
= 1;
743 fields
[2].out_value
= &field2
;
745 fields
[2].in_value
= &tmp2
;
747 jtag_add_dr_scan(3, fields
, jtag_get_end_state());
749 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
750 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
752 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
754 LOG_ERROR("JTAG error while writing DCSR");
758 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].dirty
= 0;
759 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].valid
= 1;
764 /* parity of the number of bits 0 if even; 1 if odd. for 32 bit words */
765 unsigned int parity (unsigned int v
)
772 LOG_DEBUG("parity of 0x%x is %i", ov
, (0x6996 >> v
) & 1);
773 return (0x6996 >> v
) & 1;
776 int xscale_load_ic(target_t
*target
, int mini
, uint32_t va
, uint32_t buffer
[8])
778 armv4_5_common_t
*armv4_5
= target
->arch_info
;
779 xscale_common_t
*xscale
= armv4_5
->arch_info
;
784 scan_field_t fields
[2];
786 LOG_DEBUG("loading miniIC at 0x%8.8" PRIx32
"", va
);
788 jtag_set_end_state(TAP_IDLE
);
789 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.ldic
); /* LDIC */
791 /* CMD is b010 for Main IC and b011 for Mini IC */
793 buf_set_u32(&cmd
, 0, 3, 0x3);
795 buf_set_u32(&cmd
, 0, 3, 0x2);
797 buf_set_u32(&cmd
, 3, 3, 0x0);
799 /* virtual address of desired cache line */
800 buf_set_u32(packet
, 0, 27, va
>> 5);
802 fields
[0].tap
= xscale
->jtag_info
.tap
;
803 fields
[0].num_bits
= 6;
804 fields
[0].out_value
= &cmd
;
805 fields
[0].in_value
= NULL
;
807 fields
[1].tap
= xscale
->jtag_info
.tap
;
808 fields
[1].num_bits
= 27;
809 fields
[1].out_value
= packet
;
810 fields
[1].in_value
= NULL
;
812 jtag_add_dr_scan(2, fields
, jtag_get_end_state());
814 fields
[0].num_bits
= 32;
815 fields
[0].out_value
= packet
;
817 fields
[1].num_bits
= 1;
818 fields
[1].out_value
= &cmd
;
820 for (word
= 0; word
< 8; word
++)
822 buf_set_u32(packet
, 0, 32, buffer
[word
]);
825 memcpy(&value
, packet
, sizeof(uint32_t));
828 jtag_add_dr_scan(2, fields
, jtag_get_end_state());
831 return jtag_execute_queue();
834 int xscale_invalidate_ic_line(target_t
*target
, uint32_t va
)
836 armv4_5_common_t
*armv4_5
= target
->arch_info
;
837 xscale_common_t
*xscale
= armv4_5
->arch_info
;
841 scan_field_t fields
[2];
843 jtag_set_end_state(TAP_IDLE
);
844 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.ldic
); /* LDIC */
846 /* CMD for invalidate IC line b000, bits [6:4] b000 */
847 buf_set_u32(&cmd
, 0, 6, 0x0);
849 /* virtual address of desired cache line */
850 buf_set_u32(packet
, 0, 27, va
>> 5);
852 fields
[0].tap
= xscale
->jtag_info
.tap
;
853 fields
[0].num_bits
= 6;
854 fields
[0].out_value
= &cmd
;
855 fields
[0].in_value
= NULL
;
857 fields
[1].tap
= xscale
->jtag_info
.tap
;
858 fields
[1].num_bits
= 27;
859 fields
[1].out_value
= packet
;
860 fields
[1].in_value
= NULL
;
862 jtag_add_dr_scan(2, fields
, jtag_get_end_state());
867 int xscale_update_vectors(target_t
*target
)
869 armv4_5_common_t
*armv4_5
= target
->arch_info
;
870 xscale_common_t
*xscale
= armv4_5
->arch_info
;
874 uint32_t low_reset_branch
, high_reset_branch
;
876 for (i
= 1; i
< 8; i
++)
878 /* if there's a static vector specified for this exception, override */
879 if (xscale
->static_high_vectors_set
& (1 << i
))
881 xscale
->high_vectors
[i
] = xscale
->static_high_vectors
[i
];
885 retval
= target_read_u32(target
, 0xffff0000 + 4*i
, &xscale
->high_vectors
[i
]);
886 if (retval
== ERROR_TARGET_TIMEOUT
)
888 if (retval
!= ERROR_OK
)
890 /* Some of these reads will fail as part of normal execution */
891 xscale
->high_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
896 for (i
= 1; i
< 8; i
++)
898 if (xscale
->static_low_vectors_set
& (1 << i
))
900 xscale
->low_vectors
[i
] = xscale
->static_low_vectors
[i
];
904 retval
= target_read_u32(target
, 0x0 + 4*i
, &xscale
->low_vectors
[i
]);
905 if (retval
== ERROR_TARGET_TIMEOUT
)
907 if (retval
!= ERROR_OK
)
909 /* Some of these reads will fail as part of normal execution */
910 xscale
->low_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
915 /* calculate branches to debug handler */
916 low_reset_branch
= (xscale
->handler_address
+ 0x20 - 0x0 - 0x8) >> 2;
917 high_reset_branch
= (xscale
->handler_address
+ 0x20 - 0xffff0000 - 0x8) >> 2;
919 xscale
->low_vectors
[0] = ARMV4_5_B((low_reset_branch
& 0xffffff), 0);
920 xscale
->high_vectors
[0] = ARMV4_5_B((high_reset_branch
& 0xffffff), 0);
922 /* invalidate and load exception vectors in mini i-cache */
923 xscale_invalidate_ic_line(target
, 0x0);
924 xscale_invalidate_ic_line(target
, 0xffff0000);
926 xscale_load_ic(target
, 1, 0x0, xscale
->low_vectors
);
927 xscale_load_ic(target
, 1, 0xffff0000, xscale
->high_vectors
);
932 int xscale_arch_state(struct target_s
*target
)
934 armv4_5_common_t
*armv4_5
= target
->arch_info
;
935 xscale_common_t
*xscale
= armv4_5
->arch_info
;
937 static const char *state
[] =
939 "disabled", "enabled"
942 static const char *arch_dbg_reason
[] =
944 "", "\n(processor reset)", "\n(trace buffer full)"
947 if (armv4_5
->common_magic
!= ARMV4_5_COMMON_MAGIC
)
949 LOG_ERROR("BUG: called for a non-ARMv4/5 target");
953 LOG_USER("target halted in %s state due to %s, current mode: %s\n"
954 "cpsr: 0x%8.8" PRIx32
" pc: 0x%8.8" PRIx32
"\n"
955 "MMU: %s, D-Cache: %s, I-Cache: %s"
957 armv4_5_state_strings
[armv4_5
->core_state
],
958 Jim_Nvp_value2name_simple(nvp_target_debug_reason
, target
->debug_reason
)->name
,
959 armv4_5_mode_strings
[armv4_5_mode_to_number(armv4_5
->core_mode
)],
960 buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32),
961 buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32),
962 state
[xscale
->armv4_5_mmu
.mmu_enabled
],
963 state
[xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
],
964 state
[xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
],
965 arch_dbg_reason
[xscale
->arch_debug_reason
]);
970 int xscale_poll(target_t
*target
)
972 int retval
= ERROR_OK
;
973 armv4_5_common_t
*armv4_5
= target
->arch_info
;
974 xscale_common_t
*xscale
= armv4_5
->arch_info
;
976 if ((target
->state
== TARGET_RUNNING
) || (target
->state
== TARGET_DEBUG_RUNNING
))
978 enum target_state previous_state
= target
->state
;
979 if ((retval
= xscale_read_tx(target
, 0)) == ERROR_OK
)
982 /* there's data to read from the tx register, we entered debug state */
983 xscale
->handler_running
= 1;
985 target
->state
= TARGET_HALTED
;
987 /* process debug entry, fetching current mode regs */
988 retval
= xscale_debug_entry(target
);
990 else if (retval
!= ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
992 LOG_USER("error while polling TX register, reset CPU");
993 /* here we "lie" so GDB won't get stuck and a reset can be perfomed */
994 target
->state
= TARGET_HALTED
;
997 /* debug_entry could have overwritten target state (i.e. immediate resume)
998 * don't signal event handlers in that case
1000 if (target
->state
!= TARGET_HALTED
)
1003 /* if target was running, signal that we halted
1004 * otherwise we reentered from debug execution */
1005 if (previous_state
== TARGET_RUNNING
)
1006 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
1008 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_HALTED
);
1014 int xscale_debug_entry(target_t
*target
)
1016 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1017 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1019 uint32_t buffer
[10];
1025 /* clear external dbg break (will be written on next DCSR read) */
1026 xscale
->external_debug_break
= 0;
1027 if ((retval
= xscale_read_dcsr(target
)) != ERROR_OK
)
1030 /* get r0, pc, r1 to r7 and cpsr */
1031 if ((retval
= xscale_receive(target
, buffer
, 10)) != ERROR_OK
)
1034 /* move r0 from buffer to register cache */
1035 buf_set_u32(armv4_5
->core_cache
->reg_list
[0].value
, 0, 32, buffer
[0]);
1036 armv4_5
->core_cache
->reg_list
[0].dirty
= 1;
1037 armv4_5
->core_cache
->reg_list
[0].valid
= 1;
1038 LOG_DEBUG("r0: 0x%8.8" PRIx32
"", buffer
[0]);
1040 /* move pc from buffer to register cache */
1041 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, buffer
[1]);
1042 armv4_5
->core_cache
->reg_list
[15].dirty
= 1;
1043 armv4_5
->core_cache
->reg_list
[15].valid
= 1;
1044 LOG_DEBUG("pc: 0x%8.8" PRIx32
"", buffer
[1]);
1046 /* move data from buffer to register cache */
1047 for (i
= 1; i
<= 7; i
++)
1049 buf_set_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32, buffer
[1 + i
]);
1050 armv4_5
->core_cache
->reg_list
[i
].dirty
= 1;
1051 armv4_5
->core_cache
->reg_list
[i
].valid
= 1;
1052 LOG_DEBUG("r%i: 0x%8.8" PRIx32
"", i
, buffer
[i
+ 1]);
1055 buf_set_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32, buffer
[9]);
1056 armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].dirty
= 1;
1057 armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].valid
= 1;
1058 LOG_DEBUG("cpsr: 0x%8.8" PRIx32
"", buffer
[9]);
1060 armv4_5
->core_mode
= buffer
[9] & 0x1f;
1061 if (armv4_5_mode_to_number(armv4_5
->core_mode
) == -1)
1063 target
->state
= TARGET_UNKNOWN
;
1064 LOG_ERROR("cpsr contains invalid mode value - communication failure");
1065 return ERROR_TARGET_FAILURE
;
1067 LOG_DEBUG("target entered debug state in %s mode", armv4_5_mode_strings
[armv4_5_mode_to_number(armv4_5
->core_mode
)]);
1069 if (buffer
[9] & 0x20)
1070 armv4_5
->core_state
= ARMV4_5_STATE_THUMB
;
1072 armv4_5
->core_state
= ARMV4_5_STATE_ARM
;
1075 if (armv4_5_mode_to_number(armv4_5
->core_mode
)==-1)
1078 /* get banked registers, r8 to r14, and spsr if not in USR/SYS mode */
1079 if ((armv4_5
->core_mode
!= ARMV4_5_MODE_USR
) && (armv4_5
->core_mode
!= ARMV4_5_MODE_SYS
))
1081 xscale_receive(target
, buffer
, 8);
1082 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).value
, 0, 32, buffer
[7]);
1083 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).dirty
= 0;
1084 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).valid
= 1;
1088 /* r8 to r14, but no spsr */
1089 xscale_receive(target
, buffer
, 7);
1092 /* move data from buffer to register cache */
1093 for (i
= 8; i
<= 14; i
++)
1095 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, i
).value
, 0, 32, buffer
[i
- 8]);
1096 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, i
).dirty
= 0;
1097 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, i
).valid
= 1;
1100 /* examine debug reason */
1101 xscale_read_dcsr(target
);
1102 moe
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 2, 3);
1104 /* stored PC (for calculating fixup) */
1105 pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1109 case 0x0: /* Processor reset */
1110 target
->debug_reason
= DBG_REASON_DBGRQ
;
1111 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_RESET
;
1114 case 0x1: /* Instruction breakpoint hit */
1115 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1116 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1119 case 0x2: /* Data breakpoint hit */
1120 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
1121 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1124 case 0x3: /* BKPT instruction executed */
1125 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1126 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1129 case 0x4: /* Ext. debug event */
1130 target
->debug_reason
= DBG_REASON_DBGRQ
;
1131 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1134 case 0x5: /* Vector trap occured */
1135 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1136 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1139 case 0x6: /* Trace buffer full break */
1140 target
->debug_reason
= DBG_REASON_DBGRQ
;
1141 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_TB_FULL
;
1144 case 0x7: /* Reserved (may flag Hot-Debug support) */
1146 LOG_ERROR("Method of Entry is 'Reserved'");
1151 /* apply PC fixup */
1152 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, pc
);
1154 /* on the first debug entry, identify cache type */
1155 if (xscale
->armv4_5_mmu
.armv4_5_cache
.ctype
== -1)
1157 uint32_t cache_type_reg
;
1159 /* read cp15 cache type register */
1160 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CACHETYPE
]);
1161 cache_type_reg
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CACHETYPE
].value
, 0, 32);
1163 armv4_5_identify_cache(cache_type_reg
, &xscale
->armv4_5_mmu
.armv4_5_cache
);
1166 /* examine MMU and Cache settings */
1167 /* read cp15 control register */
1168 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
]);
1169 xscale
->cp15_control_reg
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CTRL
].value
, 0, 32);
1170 xscale
->armv4_5_mmu
.mmu_enabled
= (xscale
->cp15_control_reg
& 0x1U
) ? 1 : 0;
1171 xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= (xscale
->cp15_control_reg
& 0x4U
) ? 1 : 0;
1172 xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= (xscale
->cp15_control_reg
& 0x1000U
) ? 1 : 0;
1174 /* tracing enabled, read collected trace data */
1175 if (xscale
->trace
.buffer_enabled
)
1177 xscale_read_trace(target
);
1178 xscale
->trace
.buffer_fill
--;
1180 /* resume if we're still collecting trace data */
1181 if ((xscale
->arch_debug_reason
== XSCALE_DBG_REASON_TB_FULL
)
1182 && (xscale
->trace
.buffer_fill
> 0))
1184 xscale_resume(target
, 1, 0x0, 1, 0);
1188 xscale
->trace
.buffer_enabled
= 0;
1195 int xscale_halt(target_t
*target
)
1197 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1198 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1200 LOG_DEBUG("target->state: %s",
1201 target_state_name(target
));
1203 if (target
->state
== TARGET_HALTED
)
1205 LOG_DEBUG("target was already halted");
1208 else if (target
->state
== TARGET_UNKNOWN
)
1210 /* this must not happen for a xscale target */
1211 LOG_ERROR("target was in unknown state when halt was requested");
1212 return ERROR_TARGET_INVALID
;
1214 else if (target
->state
== TARGET_RESET
)
1216 LOG_DEBUG("target->state == TARGET_RESET");
1220 /* assert external dbg break */
1221 xscale
->external_debug_break
= 1;
1222 xscale_read_dcsr(target
);
1224 target
->debug_reason
= DBG_REASON_DBGRQ
;
1230 int xscale_enable_single_step(struct target_s
*target
, uint32_t next_pc
)
1232 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1233 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1234 reg_t
*ibcr0
= &xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
];
1237 if (xscale
->ibcr0_used
)
1239 breakpoint_t
*ibcr0_bp
= breakpoint_find(target
, buf_get_u32(ibcr0
->value
, 0, 32) & 0xfffffffe);
1243 xscale_unset_breakpoint(target
, ibcr0_bp
);
1247 LOG_ERROR("BUG: xscale->ibcr0_used is set, but no breakpoint with that address found");
1252 if ((retval
= xscale_set_reg_u32(ibcr0
, next_pc
| 0x1)) != ERROR_OK
)
1258 int xscale_disable_single_step(struct target_s
*target
)
1260 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1261 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1262 reg_t
*ibcr0
= &xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
];
1265 if ((retval
= xscale_set_reg_u32(ibcr0
, 0x0)) != ERROR_OK
)
1271 int xscale_resume(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
, int debug_execution
)
1273 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1274 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1275 breakpoint_t
*breakpoint
= target
->breakpoints
;
1277 uint32_t current_pc
;
1284 if (target
->state
!= TARGET_HALTED
)
1286 LOG_WARNING("target not halted");
1287 return ERROR_TARGET_NOT_HALTED
;
1290 if (!debug_execution
)
1292 target_free_all_working_areas(target
);
1295 /* update vector tables */
1296 if ((retval
= xscale_update_vectors(target
)) != ERROR_OK
)
1299 /* current = 1: continue on current pc, otherwise continue at <address> */
1301 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, address
);
1303 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1305 /* if we're at the reset vector, we have to simulate the branch */
1306 if (current_pc
== 0x0)
1308 arm_simulate_step(target
, NULL
);
1309 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1312 /* the front-end may request us not to handle breakpoints */
1313 if (handle_breakpoints
)
1315 if ((breakpoint
= breakpoint_find(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32))))
1319 /* there's a breakpoint at the current PC, we have to step over it */
1320 LOG_DEBUG("unset breakpoint at 0x%8.8" PRIx32
"", breakpoint
->address
);
1321 xscale_unset_breakpoint(target
, breakpoint
);
1323 /* calculate PC of next instruction */
1324 if ((retval
= arm_simulate_step(target
, &next_pc
)) != ERROR_OK
)
1326 uint32_t current_opcode
;
1327 target_read_u32(target
, current_pc
, ¤t_opcode
);
1328 LOG_ERROR("BUG: couldn't calculate PC of next instruction, current opcode was 0x%8.8" PRIx32
"", current_opcode
);
1331 LOG_DEBUG("enable single-step");
1332 xscale_enable_single_step(target
, next_pc
);
1334 /* restore banked registers */
1335 xscale_restore_context(target
);
1337 /* send resume request (command 0x30 or 0x31)
1338 * clean the trace buffer if it is to be enabled (0x62) */
1339 if (xscale
->trace
.buffer_enabled
)
1341 xscale_send_u32(target
, 0x62);
1342 xscale_send_u32(target
, 0x31);
1345 xscale_send_u32(target
, 0x30);
1348 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32));
1349 LOG_DEBUG("writing cpsr with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32));
1351 for (i
= 7; i
>= 0; i
--)
1354 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1355 LOG_DEBUG("writing r%i with value 0x%8.8" PRIx32
"", i
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1359 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1360 LOG_DEBUG("writing PC with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1362 /* wait for and process debug entry */
1363 xscale_debug_entry(target
);
1365 LOG_DEBUG("disable single-step");
1366 xscale_disable_single_step(target
);
1368 LOG_DEBUG("set breakpoint at 0x%8.8" PRIx32
"", breakpoint
->address
);
1369 xscale_set_breakpoint(target
, breakpoint
);
1373 /* enable any pending breakpoints and watchpoints */
1374 xscale_enable_breakpoints(target
);
1375 xscale_enable_watchpoints(target
);
1377 /* restore banked registers */
1378 xscale_restore_context(target
);
1380 /* send resume request (command 0x30 or 0x31)
1381 * clean the trace buffer if it is to be enabled (0x62) */
1382 if (xscale
->trace
.buffer_enabled
)
1384 xscale_send_u32(target
, 0x62);
1385 xscale_send_u32(target
, 0x31);
1388 xscale_send_u32(target
, 0x30);
1391 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32));
1392 LOG_DEBUG("writing cpsr with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32));
1394 for (i
= 7; i
>= 0; i
--)
1397 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1398 LOG_DEBUG("writing r%i with value 0x%8.8" PRIx32
"", i
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1402 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1403 LOG_DEBUG("writing PC with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1405 target
->debug_reason
= DBG_REASON_NOTHALTED
;
1407 if (!debug_execution
)
1409 /* registers are now invalid */
1410 armv4_5_invalidate_core_regs(target
);
1411 target
->state
= TARGET_RUNNING
;
1412 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
1416 target
->state
= TARGET_DEBUG_RUNNING
;
1417 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
1420 LOG_DEBUG("target resumed");
1422 xscale
->handler_running
= 1;
1427 static int xscale_step_inner(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
)
1429 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1430 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1436 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
1438 /* calculate PC of next instruction */
1439 if ((retval
= arm_simulate_step(target
, &next_pc
)) != ERROR_OK
)
1441 uint32_t current_opcode
, current_pc
;
1442 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1444 target_read_u32(target
, current_pc
, ¤t_opcode
);
1445 LOG_ERROR("BUG: couldn't calculate PC of next instruction, current opcode was 0x%8.8" PRIx32
"", current_opcode
);
1449 LOG_DEBUG("enable single-step");
1450 if ((retval
= xscale_enable_single_step(target
, next_pc
)) != ERROR_OK
)
1453 /* restore banked registers */
1454 if ((retval
= xscale_restore_context(target
)) != ERROR_OK
)
1457 /* send resume request (command 0x30 or 0x31)
1458 * clean the trace buffer if it is to be enabled (0x62) */
1459 if (xscale
->trace
.buffer_enabled
)
1461 if ((retval
= xscale_send_u32(target
, 0x62)) != ERROR_OK
)
1463 if ((retval
= xscale_send_u32(target
, 0x31)) != ERROR_OK
)
1467 if ((retval
= xscale_send_u32(target
, 0x30)) != ERROR_OK
)
1471 if ((retval
= xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32))) != ERROR_OK
)
1473 LOG_DEBUG("writing cpsr with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[ARMV4_5_CPSR
].value
, 0, 32));
1475 for (i
= 7; i
>= 0; i
--)
1478 if ((retval
= xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32))) != ERROR_OK
)
1480 LOG_DEBUG("writing r%i with value 0x%8.8" PRIx32
"", i
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1484 if ((retval
= xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32))) != ERROR_OK
)
1486 LOG_DEBUG("writing PC with value 0x%8.8" PRIx32
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1488 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
1490 /* registers are now invalid */
1491 if ((retval
= armv4_5_invalidate_core_regs(target
)) != ERROR_OK
)
1494 /* wait for and process debug entry */
1495 if ((retval
= xscale_debug_entry(target
)) != ERROR_OK
)
1498 LOG_DEBUG("disable single-step");
1499 if ((retval
= xscale_disable_single_step(target
)) != ERROR_OK
)
1502 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
1507 int xscale_step(struct target_s
*target
, int current
, uint32_t address
, int handle_breakpoints
)
1509 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1510 breakpoint_t
*breakpoint
= target
->breakpoints
;
1512 uint32_t current_pc
;
1515 if (target
->state
!= TARGET_HALTED
)
1517 LOG_WARNING("target not halted");
1518 return ERROR_TARGET_NOT_HALTED
;
1521 /* current = 1: continue on current pc, otherwise continue at <address> */
1523 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, address
);
1525 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1527 /* if we're at the reset vector, we have to simulate the step */
1528 if (current_pc
== 0x0)
1530 if ((retval
= arm_simulate_step(target
, NULL
)) != ERROR_OK
)
1532 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1534 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
1535 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
1540 /* the front-end may request us not to handle breakpoints */
1541 if (handle_breakpoints
)
1542 if ((breakpoint
= breakpoint_find(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32))))
1544 if ((retval
= xscale_unset_breakpoint(target
, breakpoint
)) != ERROR_OK
)
1548 retval
= xscale_step_inner(target
, current
, address
, handle_breakpoints
);
1552 xscale_set_breakpoint(target
, breakpoint
);
1555 LOG_DEBUG("target stepped");
1561 int xscale_assert_reset(target_t
*target
)
1563 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1564 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1566 LOG_DEBUG("target->state: %s",
1567 target_state_name(target
));
1569 /* select DCSR instruction (set endstate to R-T-I to ensure we don't
1570 * end up in T-L-R, which would reset JTAG
1572 jtag_set_end_state(TAP_IDLE
);
1573 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, xscale
->jtag_info
.dcsr
);
1575 /* set Hold reset, Halt mode and Trap Reset */
1576 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 30, 1, 0x1);
1577 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 1, 0x1);
1578 xscale_write_dcsr(target
, 1, 0);
1580 /* select BYPASS, because having DCSR selected caused problems on the PXA27x */
1581 xscale_jtag_set_instr(xscale
->jtag_info
.tap
, 0x7f);
1582 jtag_execute_queue();
1585 jtag_add_reset(0, 1);
1587 /* sleep 1ms, to be sure we fulfill any requirements */
1588 jtag_add_sleep(1000);
1589 jtag_execute_queue();
1591 target
->state
= TARGET_RESET
;
1593 if (target
->reset_halt
)
1596 if ((retval
= target_halt(target
)) != ERROR_OK
)
1603 int xscale_deassert_reset(target_t
*target
)
1605 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1606 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1608 fileio_t debug_handler
;
1610 uint32_t binary_size
;
1616 breakpoint_t
*breakpoint
= target
->breakpoints
;
1620 xscale
->ibcr_available
= 2;
1621 xscale
->ibcr0_used
= 0;
1622 xscale
->ibcr1_used
= 0;
1624 xscale
->dbr_available
= 2;
1625 xscale
->dbr0_used
= 0;
1626 xscale
->dbr1_used
= 0;
1628 /* mark all hardware breakpoints as unset */
1631 if (breakpoint
->type
== BKPT_HARD
)
1633 breakpoint
->set
= 0;
1635 breakpoint
= breakpoint
->next
;
1638 if (!xscale
->handler_installed
)
1641 jtag_add_reset(0, 0);
1643 /* wait 300ms; 150 and 100ms were not enough */
1644 jtag_add_sleep(300*1000);
1646 jtag_add_runtest(2030, jtag_set_end_state(TAP_IDLE
));
1647 jtag_execute_queue();
1649 /* set Hold reset, Halt mode and Trap Reset */
1650 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 30, 1, 0x1);
1651 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 1, 0x1);
1652 xscale_write_dcsr(target
, 1, 0);
1654 /* Load debug handler */
1655 if (fileio_open(&debug_handler
, "xscale/debug_handler.bin", FILEIO_READ
, FILEIO_BINARY
) != ERROR_OK
)
1660 if ((binary_size
= debug_handler
.size
) % 4)
1662 LOG_ERROR("debug_handler.bin: size not a multiple of 4");
1666 if (binary_size
> 0x800)
1668 LOG_ERROR("debug_handler.bin: larger than 2kb");
1672 binary_size
= CEIL(binary_size
, 32) * 32;
1674 address
= xscale
->handler_address
;
1675 while (binary_size
> 0)
1677 uint32_t cache_line
[8];
1680 if ((retval
= fileio_read(&debug_handler
, 32, buffer
, &buf_cnt
)) != ERROR_OK
)
1685 for (i
= 0; i
< buf_cnt
; i
+= 4)
1687 /* convert LE buffer to host-endian uint32_t */
1688 cache_line
[i
/ 4] = le_to_h_u32(&buffer
[i
]);
1691 for (; i
< 32; i
+= 4)
1693 cache_line
[i
/ 4] = 0xe1a08008;
1696 /* only load addresses other than the reset vectors */
1697 if ((address
% 0x400) != 0x0)
1699 xscale_load_ic(target
, 1, address
, cache_line
);
1703 binary_size
-= buf_cnt
;
1706 xscale_load_ic(target
, 1, 0x0, xscale
->low_vectors
);
1707 xscale_load_ic(target
, 1, 0xffff0000, xscale
->high_vectors
);
1709 jtag_add_runtest(30, jtag_set_end_state(TAP_IDLE
));
1711 jtag_add_sleep(100000);
1713 /* set Hold reset, Halt mode and Trap Reset */
1714 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 30, 1, 0x1);
1715 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 1, 0x1);
1716 xscale_write_dcsr(target
, 1, 0);
1718 /* clear Hold reset to let the target run (should enter debug handler) */
1719 xscale_write_dcsr(target
, 0, 1);
1720 target
->state
= TARGET_RUNNING
;
1722 if (!target
->reset_halt
)
1724 jtag_add_sleep(10000);
1726 /* we should have entered debug now */
1727 xscale_debug_entry(target
);
1728 target
->state
= TARGET_HALTED
;
1730 /* resume the target */
1731 xscale_resume(target
, 1, 0x0, 1, 0);
1734 fileio_close(&debug_handler
);
1738 jtag_add_reset(0, 0);
1744 int xscale_read_core_reg(struct target_s
*target
, int num
, enum armv4_5_mode mode
)
1749 int xscale_write_core_reg(struct target_s
*target
, int num
, enum armv4_5_mode mode
, uint32_t value
)
1755 int xscale_full_context(target_t
*target
)
1757 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1765 if (target
->state
!= TARGET_HALTED
)
1767 LOG_WARNING("target not halted");
1768 return ERROR_TARGET_NOT_HALTED
;
1771 buffer
= malloc(4 * 8);
1773 /* iterate through processor modes (FIQ, IRQ, SVC, ABT, UND and SYS)
1774 * we can't enter User mode on an XScale (unpredictable),
1775 * but User shares registers with SYS
1777 for (i
= 1; i
< 7; i
++)
1781 /* check if there are invalid registers in the current mode
1783 for (j
= 0; j
<= 16; j
++)
1785 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).valid
== 0)
1793 /* request banked registers */
1794 xscale_send_u32(target
, 0x0);
1797 tmp_cpsr
|= armv4_5_number_to_mode(i
);
1798 tmp_cpsr
|= 0xc0; /* I/F bits */
1800 /* send CPSR for desired mode */
1801 xscale_send_u32(target
, tmp_cpsr
);
1803 /* get banked registers, r8 to r14, and spsr if not in USR/SYS mode */
1804 if ((armv4_5_number_to_mode(i
) != ARMV4_5_MODE_USR
) && (armv4_5_number_to_mode(i
) != ARMV4_5_MODE_SYS
))
1806 xscale_receive(target
, buffer
, 8);
1807 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).value
, 0, 32, buffer
[7]);
1808 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).dirty
= 0;
1809 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).valid
= 1;
1813 xscale_receive(target
, buffer
, 7);
1816 /* move data from buffer to register cache */
1817 for (j
= 8; j
<= 14; j
++)
1819 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).value
, 0, 32, buffer
[j
- 8]);
1820 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).dirty
= 0;
1821 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).valid
= 1;
1831 int xscale_restore_context(target_t
*target
)
1833 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1839 if (target
->state
!= TARGET_HALTED
)
1841 LOG_WARNING("target not halted");
1842 return ERROR_TARGET_NOT_HALTED
;
1845 /* iterate through processor modes (FIQ, IRQ, SVC, ABT, UND and SYS)
1846 * we can't enter User mode on an XScale (unpredictable),
1847 * but User shares registers with SYS
1849 for (i
= 1; i
< 7; i
++)
1853 /* check if there are invalid registers in the current mode
1855 for (j
= 8; j
<= 14; j
++)
1857 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).dirty
== 1)
1861 /* if not USR/SYS, check if the SPSR needs to be written */
1862 if ((armv4_5_number_to_mode(i
) != ARMV4_5_MODE_USR
) && (armv4_5_number_to_mode(i
) != ARMV4_5_MODE_SYS
))
1864 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).dirty
== 1)
1872 /* send banked registers */
1873 xscale_send_u32(target
, 0x1);
1876 tmp_cpsr
|= armv4_5_number_to_mode(i
);
1877 tmp_cpsr
|= 0xc0; /* I/F bits */
1879 /* send CPSR for desired mode */
1880 xscale_send_u32(target
, tmp_cpsr
);
1882 /* send banked registers, r8 to r14, and spsr if not in USR/SYS mode */
1883 for (j
= 8; j
<= 14; j
++)
1885 xscale_send_u32(target
, buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, j
).value
, 0, 32));
1886 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).dirty
= 0;
1889 if ((armv4_5_number_to_mode(i
) != ARMV4_5_MODE_USR
) && (armv4_5_number_to_mode(i
) != ARMV4_5_MODE_SYS
))
1891 xscale_send_u32(target
, buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).value
, 0, 32));
1892 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).dirty
= 0;
1900 int xscale_read_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
1902 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1903 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1908 LOG_DEBUG("address: 0x%8.8" PRIx32
", size: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
, address
, size
, count
);
1910 if (target
->state
!= TARGET_HALTED
)
1912 LOG_WARNING("target not halted");
1913 return ERROR_TARGET_NOT_HALTED
;
1916 /* sanitize arguments */
1917 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
1918 return ERROR_INVALID_ARGUMENTS
;
1920 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
1921 return ERROR_TARGET_UNALIGNED_ACCESS
;
1923 /* send memory read request (command 0x1n, n: access size) */
1924 if ((retval
= xscale_send_u32(target
, 0x10 | size
)) != ERROR_OK
)
1927 /* send base address for read request */
1928 if ((retval
= xscale_send_u32(target
, address
)) != ERROR_OK
)
1931 /* send number of requested data words */
1932 if ((retval
= xscale_send_u32(target
, count
)) != ERROR_OK
)
1935 /* receive data from target (count times 32-bit words in host endianness) */
1936 buf32
= malloc(4 * count
);
1937 if ((retval
= xscale_receive(target
, buf32
, count
)) != ERROR_OK
)
1940 /* extract data from host-endian buffer into byte stream */
1941 for (i
= 0; i
< count
; i
++)
1946 target_buffer_set_u32(target
, buffer
, buf32
[i
]);
1950 target_buffer_set_u16(target
, buffer
, buf32
[i
] & 0xffff);
1954 *buffer
++ = buf32
[i
] & 0xff;
1957 LOG_ERROR("should never get here");
1964 /* examine DCSR, to see if Sticky Abort (SA) got set */
1965 if ((retval
= xscale_read_dcsr(target
)) != ERROR_OK
)
1967 if (buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 5, 1) == 1)
1970 if ((retval
= xscale_send_u32(target
, 0x60)) != ERROR_OK
)
1973 return ERROR_TARGET_DATA_ABORT
;
1979 int xscale_write_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
)
1981 armv4_5_common_t
*armv4_5
= target
->arch_info
;
1982 xscale_common_t
*xscale
= armv4_5
->arch_info
;
1985 LOG_DEBUG("address: 0x%8.8" PRIx32
", size: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
, address
, size
, count
);
1987 if (target
->state
!= TARGET_HALTED
)
1989 LOG_WARNING("target not halted");
1990 return ERROR_TARGET_NOT_HALTED
;
1993 /* sanitize arguments */
1994 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
1995 return ERROR_INVALID_ARGUMENTS
;
1997 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
1998 return ERROR_TARGET_UNALIGNED_ACCESS
;
2000 /* send memory write request (command 0x2n, n: access size) */
2001 if ((retval
= xscale_send_u32(target
, 0x20 | size
)) != ERROR_OK
)
2004 /* send base address for read request */
2005 if ((retval
= xscale_send_u32(target
, address
)) != ERROR_OK
)
2008 /* send number of requested data words to be written*/
2009 if ((retval
= xscale_send_u32(target
, count
)) != ERROR_OK
)
2012 /* extract data from host-endian buffer into byte stream */
2014 for (i
= 0; i
< count
; i
++)
2019 value
= target_buffer_get_u32(target
, buffer
);
2020 xscale_send_u32(target
, value
);
2024 value
= target_buffer_get_u16(target
, buffer
);
2025 xscale_send_u32(target
, value
);
2030 xscale_send_u32(target
, value
);
2034 LOG_ERROR("should never get here");
2039 if ((retval
= xscale_send(target
, buffer
, count
, size
)) != ERROR_OK
)
2042 /* examine DCSR, to see if Sticky Abort (SA) got set */
2043 if ((retval
= xscale_read_dcsr(target
)) != ERROR_OK
)
2045 if (buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 5, 1) == 1)
2048 if ((retval
= xscale_send_u32(target
, 0x60)) != ERROR_OK
)
2051 return ERROR_TARGET_DATA_ABORT
;
2057 int xscale_bulk_write_memory(target_t
*target
, uint32_t address
, uint32_t count
, uint8_t *buffer
)
2059 return xscale_write_memory(target
, address
, 4, count
, buffer
);
2062 uint32_t xscale_get_ttb(target_t
*target
)
2064 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2065 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2068 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_TTB
]);
2069 ttb
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_TTB
].value
, 0, 32);
2074 void xscale_disable_mmu_caches(target_t
*target
, int mmu
, int d_u_cache
, int i_cache
)
2076 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2077 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2078 uint32_t cp15_control
;
2080 /* read cp15 control register */
2081 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
]);
2082 cp15_control
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CTRL
].value
, 0, 32);
2085 cp15_control
&= ~0x1U
;
2090 xscale_send_u32(target
, 0x50);
2091 xscale_send_u32(target
, xscale
->cache_clean_address
);
2093 /* invalidate DCache */
2094 xscale_send_u32(target
, 0x51);
2096 cp15_control
&= ~0x4U
;
2101 /* invalidate ICache */
2102 xscale_send_u32(target
, 0x52);
2103 cp15_control
&= ~0x1000U
;
2106 /* write new cp15 control register */
2107 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
], cp15_control
);
2109 /* execute cpwait to ensure outstanding operations complete */
2110 xscale_send_u32(target
, 0x53);
2113 void xscale_enable_mmu_caches(target_t
*target
, int mmu
, int d_u_cache
, int i_cache
)
2115 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2116 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2117 uint32_t cp15_control
;
2119 /* read cp15 control register */
2120 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
]);
2121 cp15_control
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CTRL
].value
, 0, 32);
2124 cp15_control
|= 0x1U
;
2127 cp15_control
|= 0x4U
;
2130 cp15_control
|= 0x1000U
;
2132 /* write new cp15 control register */
2133 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
], cp15_control
);
2135 /* execute cpwait to ensure outstanding operations complete */
2136 xscale_send_u32(target
, 0x53);
2139 int xscale_set_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
2142 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2143 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2145 if (target
->state
!= TARGET_HALTED
)
2147 LOG_WARNING("target not halted");
2148 return ERROR_TARGET_NOT_HALTED
;
2151 if (breakpoint
->set
)
2153 LOG_WARNING("breakpoint already set");
2157 if (breakpoint
->type
== BKPT_HARD
)
2159 uint32_t value
= breakpoint
->address
| 1;
2160 if (!xscale
->ibcr0_used
)
2162 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
], value
);
2163 xscale
->ibcr0_used
= 1;
2164 breakpoint
->set
= 1; /* breakpoint set on first breakpoint register */
2166 else if (!xscale
->ibcr1_used
)
2168 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR1
], value
);
2169 xscale
->ibcr1_used
= 1;
2170 breakpoint
->set
= 2; /* breakpoint set on second breakpoint register */
2174 LOG_ERROR("BUG: no hardware comparator available");
2178 else if (breakpoint
->type
== BKPT_SOFT
)
2180 if (breakpoint
->length
== 4)
2182 /* keep the original instruction in target endianness */
2183 if ((retval
= target_read_memory(target
, breakpoint
->address
, 4, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2187 /* write the original instruction in target endianness (arm7_9->arm_bkpt is host endian) */
2188 if ((retval
= target_write_u32(target
, breakpoint
->address
, xscale
->arm_bkpt
)) != ERROR_OK
)
2195 /* keep the original instruction in target endianness */
2196 if ((retval
= target_read_memory(target
, breakpoint
->address
, 2, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2200 /* write the original instruction in target endianness (arm7_9->arm_bkpt is host endian) */
2201 if ((retval
= target_write_u32(target
, breakpoint
->address
, xscale
->thumb_bkpt
)) != ERROR_OK
)
2206 breakpoint
->set
= 1;
2212 int xscale_add_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
2214 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2215 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2217 if (target
->state
!= TARGET_HALTED
)
2219 LOG_WARNING("target not halted");
2220 return ERROR_TARGET_NOT_HALTED
;
2223 if ((breakpoint
->type
== BKPT_HARD
) && (xscale
->ibcr_available
< 1))
2225 LOG_INFO("no breakpoint unit available for hardware breakpoint");
2226 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2229 if ((breakpoint
->length
!= 2) && (breakpoint
->length
!= 4))
2231 LOG_INFO("only breakpoints of two (Thumb) or four (ARM) bytes length supported");
2232 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2235 if (breakpoint
->type
== BKPT_HARD
)
2237 xscale
->ibcr_available
--;
2243 int xscale_unset_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
2246 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2247 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2249 if (target
->state
!= TARGET_HALTED
)
2251 LOG_WARNING("target not halted");
2252 return ERROR_TARGET_NOT_HALTED
;
2255 if (!breakpoint
->set
)
2257 LOG_WARNING("breakpoint not set");
2261 if (breakpoint
->type
== BKPT_HARD
)
2263 if (breakpoint
->set
== 1)
2265 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
], 0x0);
2266 xscale
->ibcr0_used
= 0;
2268 else if (breakpoint
->set
== 2)
2270 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR1
], 0x0);
2271 xscale
->ibcr1_used
= 0;
2273 breakpoint
->set
= 0;
2277 /* restore original instruction (kept in target endianness) */
2278 if (breakpoint
->length
== 4)
2280 if ((retval
= target_write_memory(target
, breakpoint
->address
, 4, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2287 if ((retval
= target_write_memory(target
, breakpoint
->address
, 2, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2292 breakpoint
->set
= 0;
2298 int xscale_remove_breakpoint(struct target_s
*target
, breakpoint_t
*breakpoint
)
2300 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2301 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2303 if (target
->state
!= TARGET_HALTED
)
2305 LOG_WARNING("target not halted");
2306 return ERROR_TARGET_NOT_HALTED
;
2309 if (breakpoint
->set
)
2311 xscale_unset_breakpoint(target
, breakpoint
);
2314 if (breakpoint
->type
== BKPT_HARD
)
2315 xscale
->ibcr_available
++;
2320 int xscale_set_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
2322 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2323 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2325 reg_t
*dbcon
= &xscale
->reg_cache
->reg_list
[XSCALE_DBCON
];
2326 uint32_t dbcon_value
= buf_get_u32(dbcon
->value
, 0, 32);
2328 if (target
->state
!= TARGET_HALTED
)
2330 LOG_WARNING("target not halted");
2331 return ERROR_TARGET_NOT_HALTED
;
2334 xscale_get_reg(dbcon
);
2336 switch (watchpoint
->rw
)
2348 LOG_ERROR("BUG: watchpoint->rw neither read, write nor access");
2351 if (!xscale
->dbr0_used
)
2353 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_DBR0
], watchpoint
->address
);
2354 dbcon_value
|= enable
;
2355 xscale_set_reg_u32(dbcon
, dbcon_value
);
2356 watchpoint
->set
= 1;
2357 xscale
->dbr0_used
= 1;
2359 else if (!xscale
->dbr1_used
)
2361 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_DBR1
], watchpoint
->address
);
2362 dbcon_value
|= enable
<< 2;
2363 xscale_set_reg_u32(dbcon
, dbcon_value
);
2364 watchpoint
->set
= 2;
2365 xscale
->dbr1_used
= 1;
2369 LOG_ERROR("BUG: no hardware comparator available");
2376 int xscale_add_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
2378 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2379 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2381 if (target
->state
!= TARGET_HALTED
)
2383 LOG_WARNING("target not halted");
2384 return ERROR_TARGET_NOT_HALTED
;
2387 if (xscale
->dbr_available
< 1)
2389 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2392 if ((watchpoint
->length
!= 1) && (watchpoint
->length
!= 2) && (watchpoint
->length
!= 4))
2394 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2397 xscale
->dbr_available
--;
2402 int xscale_unset_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
2404 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2405 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2406 reg_t
*dbcon
= &xscale
->reg_cache
->reg_list
[XSCALE_DBCON
];
2407 uint32_t dbcon_value
= buf_get_u32(dbcon
->value
, 0, 32);
2409 if (target
->state
!= TARGET_HALTED
)
2411 LOG_WARNING("target not halted");
2412 return ERROR_TARGET_NOT_HALTED
;
2415 if (!watchpoint
->set
)
2417 LOG_WARNING("breakpoint not set");
2421 if (watchpoint
->set
== 1)
2423 dbcon_value
&= ~0x3;
2424 xscale_set_reg_u32(dbcon
, dbcon_value
);
2425 xscale
->dbr0_used
= 0;
2427 else if (watchpoint
->set
== 2)
2429 dbcon_value
&= ~0xc;
2430 xscale_set_reg_u32(dbcon
, dbcon_value
);
2431 xscale
->dbr1_used
= 0;
2433 watchpoint
->set
= 0;
2438 int xscale_remove_watchpoint(struct target_s
*target
, watchpoint_t
*watchpoint
)
2440 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2441 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2443 if (target
->state
!= TARGET_HALTED
)
2445 LOG_WARNING("target not halted");
2446 return ERROR_TARGET_NOT_HALTED
;
2449 if (watchpoint
->set
)
2451 xscale_unset_watchpoint(target
, watchpoint
);
2454 xscale
->dbr_available
++;
2459 void xscale_enable_watchpoints(struct target_s
*target
)
2461 watchpoint_t
*watchpoint
= target
->watchpoints
;
2465 if (watchpoint
->set
== 0)
2466 xscale_set_watchpoint(target
, watchpoint
);
2467 watchpoint
= watchpoint
->next
;
2471 void xscale_enable_breakpoints(struct target_s
*target
)
2473 breakpoint_t
*breakpoint
= target
->breakpoints
;
2475 /* set any pending breakpoints */
2478 if (breakpoint
->set
== 0)
2479 xscale_set_breakpoint(target
, breakpoint
);
2480 breakpoint
= breakpoint
->next
;
2484 int xscale_get_reg(reg_t
*reg
)
2486 xscale_reg_t
*arch_info
= reg
->arch_info
;
2487 target_t
*target
= arch_info
->target
;
2488 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2489 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2491 /* DCSR, TX and RX are accessible via JTAG */
2492 if (strcmp(reg
->name
, "XSCALE_DCSR") == 0)
2494 return xscale_read_dcsr(arch_info
->target
);
2496 else if (strcmp(reg
->name
, "XSCALE_TX") == 0)
2498 /* 1 = consume register content */
2499 return xscale_read_tx(arch_info
->target
, 1);
2501 else if (strcmp(reg
->name
, "XSCALE_RX") == 0)
2503 /* can't read from RX register (host -> debug handler) */
2506 else if (strcmp(reg
->name
, "XSCALE_TXRXCTRL") == 0)
2508 /* can't (explicitly) read from TXRXCTRL register */
2511 else /* Other DBG registers have to be transfered by the debug handler */
2513 /* send CP read request (command 0x40) */
2514 xscale_send_u32(target
, 0x40);
2516 /* send CP register number */
2517 xscale_send_u32(target
, arch_info
->dbg_handler_number
);
2519 /* read register value */
2520 xscale_read_tx(target
, 1);
2521 buf_cpy(xscale
->reg_cache
->reg_list
[XSCALE_TX
].value
, reg
->value
, 32);
2530 int xscale_set_reg(reg_t
*reg
, uint8_t* buf
)
2532 xscale_reg_t
*arch_info
= reg
->arch_info
;
2533 target_t
*target
= arch_info
->target
;
2534 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2535 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2536 uint32_t value
= buf_get_u32(buf
, 0, 32);
2538 /* DCSR, TX and RX are accessible via JTAG */
2539 if (strcmp(reg
->name
, "XSCALE_DCSR") == 0)
2541 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 0, 32, value
);
2542 return xscale_write_dcsr(arch_info
->target
, -1, -1);
2544 else if (strcmp(reg
->name
, "XSCALE_RX") == 0)
2546 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_RX
].value
, 0, 32, value
);
2547 return xscale_write_rx(arch_info
->target
);
2549 else if (strcmp(reg
->name
, "XSCALE_TX") == 0)
2551 /* can't write to TX register (debug-handler -> host) */
2554 else if (strcmp(reg
->name
, "XSCALE_TXRXCTRL") == 0)
2556 /* can't (explicitly) write to TXRXCTRL register */
2559 else /* Other DBG registers have to be transfered by the debug handler */
2561 /* send CP write request (command 0x41) */
2562 xscale_send_u32(target
, 0x41);
2564 /* send CP register number */
2565 xscale_send_u32(target
, arch_info
->dbg_handler_number
);
2567 /* send CP register value */
2568 xscale_send_u32(target
, value
);
2569 buf_set_u32(reg
->value
, 0, 32, value
);
2575 /* convenience wrapper to access XScale specific registers */
2576 int xscale_set_reg_u32(reg_t
*reg
, uint32_t value
)
2580 buf_set_u32(buf
, 0, 32, value
);
2582 return xscale_set_reg(reg
, buf
);
2585 int xscale_write_dcsr_sw(target_t
*target
, uint32_t value
)
2587 /* get pointers to arch-specific information */
2588 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2589 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2590 reg_t
*dcsr
= &xscale
->reg_cache
->reg_list
[XSCALE_DCSR
];
2591 xscale_reg_t
*dcsr_arch_info
= dcsr
->arch_info
;
2593 /* send CP write request (command 0x41) */
2594 xscale_send_u32(target
, 0x41);
2596 /* send CP register number */
2597 xscale_send_u32(target
, dcsr_arch_info
->dbg_handler_number
);
2599 /* send CP register value */
2600 xscale_send_u32(target
, value
);
2601 buf_set_u32(dcsr
->value
, 0, 32, value
);
2606 int xscale_read_trace(target_t
*target
)
2608 /* get pointers to arch-specific information */
2609 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2610 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2611 xscale_trace_data_t
**trace_data_p
;
2613 /* 258 words from debug handler
2614 * 256 trace buffer entries
2615 * 2 checkpoint addresses
2617 uint32_t trace_buffer
[258];
2618 int is_address
[256];
2621 if (target
->state
!= TARGET_HALTED
)
2623 LOG_WARNING("target must be stopped to read trace data");
2624 return ERROR_TARGET_NOT_HALTED
;
2627 /* send read trace buffer command (command 0x61) */
2628 xscale_send_u32(target
, 0x61);
2630 /* receive trace buffer content */
2631 xscale_receive(target
, trace_buffer
, 258);
2633 /* parse buffer backwards to identify address entries */
2634 for (i
= 255; i
>= 0; i
--)
2637 if (((trace_buffer
[i
] & 0xf0) == 0x90) ||
2638 ((trace_buffer
[i
] & 0xf0) == 0xd0))
2641 is_address
[--i
] = 1;
2643 is_address
[--i
] = 1;
2645 is_address
[--i
] = 1;
2647 is_address
[--i
] = 1;
2652 /* search first non-zero entry */
2653 for (j
= 0; (j
< 256) && (trace_buffer
[j
] == 0) && (!is_address
[j
]); j
++)
2658 LOG_DEBUG("no trace data collected");
2659 return ERROR_XSCALE_NO_TRACE_DATA
;
2662 for (trace_data_p
= &xscale
->trace
.data
; *trace_data_p
; trace_data_p
= &(*trace_data_p
)->next
)
2665 *trace_data_p
= malloc(sizeof(xscale_trace_data_t
));
2666 (*trace_data_p
)->next
= NULL
;
2667 (*trace_data_p
)->chkpt0
= trace_buffer
[256];
2668 (*trace_data_p
)->chkpt1
= trace_buffer
[257];
2669 (*trace_data_p
)->last_instruction
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
2670 (*trace_data_p
)->entries
= malloc(sizeof(xscale_trace_entry_t
) * (256 - j
));
2671 (*trace_data_p
)->depth
= 256 - j
;
2673 for (i
= j
; i
< 256; i
++)
2675 (*trace_data_p
)->entries
[i
- j
].data
= trace_buffer
[i
];
2677 (*trace_data_p
)->entries
[i
- j
].type
= XSCALE_TRACE_ADDRESS
;
2679 (*trace_data_p
)->entries
[i
- j
].type
= XSCALE_TRACE_MESSAGE
;
2685 int xscale_read_instruction(target_t
*target
, arm_instruction_t
*instruction
)
2687 /* get pointers to arch-specific information */
2688 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2689 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2696 if (!xscale
->trace
.image
)
2697 return ERROR_TRACE_IMAGE_UNAVAILABLE
;
2699 /* search for the section the current instruction belongs to */
2700 for (i
= 0; i
< xscale
->trace
.image
->num_sections
; i
++)
2702 if ((xscale
->trace
.image
->sections
[i
].base_address
<= xscale
->trace
.current_pc
) &&
2703 (xscale
->trace
.image
->sections
[i
].base_address
+ xscale
->trace
.image
->sections
[i
].size
> xscale
->trace
.current_pc
))
2712 /* current instruction couldn't be found in the image */
2713 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
2716 if (xscale
->trace
.core_state
== ARMV4_5_STATE_ARM
)
2719 if ((retval
= image_read_section(xscale
->trace
.image
, section
,
2720 xscale
->trace
.current_pc
- xscale
->trace
.image
->sections
[section
].base_address
,
2721 4, buf
, &size_read
)) != ERROR_OK
)
2723 LOG_ERROR("error while reading instruction: %i", retval
);
2724 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
2726 opcode
= target_buffer_get_u32(target
, buf
);
2727 arm_evaluate_opcode(opcode
, xscale
->trace
.current_pc
, instruction
);
2729 else if (xscale
->trace
.core_state
== ARMV4_5_STATE_THUMB
)
2732 if ((retval
= image_read_section(xscale
->trace
.image
, section
,
2733 xscale
->trace
.current_pc
- xscale
->trace
.image
->sections
[section
].base_address
,
2734 2, buf
, &size_read
)) != ERROR_OK
)
2736 LOG_ERROR("error while reading instruction: %i", retval
);
2737 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
2739 opcode
= target_buffer_get_u16(target
, buf
);
2740 thumb_evaluate_opcode(opcode
, xscale
->trace
.current_pc
, instruction
);
2744 LOG_ERROR("BUG: unknown core state encountered");
2751 int xscale_branch_address(xscale_trace_data_t
*trace_data
, int i
, uint32_t *target
)
2753 /* if there are less than four entries prior to the indirect branch message
2754 * we can't extract the address */
2760 *target
= (trace_data
->entries
[i
-1].data
) | (trace_data
->entries
[i
-2].data
<< 8) |
2761 (trace_data
->entries
[i
-3].data
<< 16) | (trace_data
->entries
[i
-4].data
<< 24);
2766 int xscale_analyze_trace(target_t
*target
, command_context_t
*cmd_ctx
)
2768 /* get pointers to arch-specific information */
2769 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2770 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2772 uint32_t next_pc
= 0x0;
2773 xscale_trace_data_t
*trace_data
= xscale
->trace
.data
;
2782 xscale
->trace
.core_state
= ARMV4_5_STATE_ARM
;
2787 for (i
= 0; i
< trace_data
->depth
; i
++)
2793 if (trace_data
->entries
[i
].type
== XSCALE_TRACE_ADDRESS
)
2796 switch ((trace_data
->entries
[i
].data
& 0xf0) >> 4)
2798 case 0: /* Exceptions */
2806 exception
= (trace_data
->entries
[i
].data
& 0x70) >> 4;
2808 next_pc
= (trace_data
->entries
[i
].data
& 0xf0) >> 2;
2809 command_print(cmd_ctx
, "--- exception %i ---", (trace_data
->entries
[i
].data
& 0xf0) >> 4);
2811 case 8: /* Direct Branch */
2814 case 9: /* Indirect Branch */
2816 if (xscale_branch_address(trace_data
, i
, &next_pc
) == 0)
2821 case 13: /* Checkpointed Indirect Branch */
2822 if (xscale_branch_address(trace_data
, i
, &next_pc
) == 0)
2825 if (((chkpt
== 0) && (next_pc
!= trace_data
->chkpt0
))
2826 || ((chkpt
== 1) && (next_pc
!= trace_data
->chkpt1
)))
2827 LOG_WARNING("checkpointed indirect branch target address doesn't match checkpoint");
2829 /* explicit fall-through */
2830 case 12: /* Checkpointed Direct Branch */
2835 next_pc
= trace_data
->chkpt0
;
2838 else if (chkpt
== 1)
2841 next_pc
= trace_data
->chkpt0
;
2846 LOG_WARNING("more than two checkpointed branches encountered");
2849 case 15: /* Roll-over */
2852 default: /* Reserved */
2853 command_print(cmd_ctx
, "--- reserved trace message ---");
2854 LOG_ERROR("BUG: trace message %i is reserved", (trace_data
->entries
[i
].data
& 0xf0) >> 4);
2858 if (xscale
->trace
.pc_ok
)
2860 int executed
= (trace_data
->entries
[i
].data
& 0xf) + rollover
* 16;
2861 arm_instruction_t instruction
;
2863 if ((exception
== 6) || (exception
== 7))
2865 /* IRQ or FIQ exception, no instruction executed */
2869 while (executed
-- >= 0)
2871 if ((retval
= xscale_read_instruction(target
, &instruction
)) != ERROR_OK
)
2873 /* can't continue tracing with no image available */
2874 if (retval
== ERROR_TRACE_IMAGE_UNAVAILABLE
)
2878 else if (retval
== ERROR_TRACE_INSTRUCTION_UNAVAILABLE
)
2880 /* TODO: handle incomplete images */
2884 /* a precise abort on a load to the PC is included in the incremental
2885 * word count, other instructions causing data aborts are not included
2887 if ((executed
== 0) && (exception
== 4)
2888 && ((instruction
.type
>= ARM_LDR
) && (instruction
.type
<= ARM_LDM
)))
2890 if ((instruction
.type
== ARM_LDM
)
2891 && ((instruction
.info
.load_store_multiple
.register_list
& 0x8000) == 0))
2895 else if (((instruction
.type
>= ARM_LDR
) && (instruction
.type
<= ARM_LDRSH
))
2896 && (instruction
.info
.load_store
.Rd
!= 15))
2902 /* only the last instruction executed
2903 * (the one that caused the control flow change)
2904 * could be a taken branch
2906 if (((executed
== -1) && (branch
== 1)) &&
2907 (((instruction
.type
== ARM_B
) ||
2908 (instruction
.type
== ARM_BL
) ||
2909 (instruction
.type
== ARM_BLX
)) &&
2910 (instruction
.info
.b_bl_bx_blx
.target_address
!= 0xffffffff)))
2912 xscale
->trace
.current_pc
= instruction
.info
.b_bl_bx_blx
.target_address
;
2916 xscale
->trace
.current_pc
+= (xscale
->trace
.core_state
== ARMV4_5_STATE_ARM
) ? 4 : 2;
2918 command_print(cmd_ctx
, "%s", instruction
.text
);
2926 xscale
->trace
.current_pc
= next_pc
;
2927 xscale
->trace
.pc_ok
= 1;
2931 for (; xscale
->trace
.current_pc
< trace_data
->last_instruction
; xscale
->trace
.current_pc
+= (xscale
->trace
.core_state
== ARMV4_5_STATE_ARM
) ? 4 : 2)
2933 arm_instruction_t instruction
;
2934 if ((retval
= xscale_read_instruction(target
, &instruction
)) != ERROR_OK
)
2936 /* can't continue tracing with no image available */
2937 if (retval
== ERROR_TRACE_IMAGE_UNAVAILABLE
)
2941 else if (retval
== ERROR_TRACE_INSTRUCTION_UNAVAILABLE
)
2943 /* TODO: handle incomplete images */
2946 command_print(cmd_ctx
, "%s", instruction
.text
);
2949 trace_data
= trace_data
->next
;
2955 void xscale_build_reg_cache(target_t
*target
)
2957 /* get pointers to arch-specific information */
2958 armv4_5_common_t
*armv4_5
= target
->arch_info
;
2959 xscale_common_t
*xscale
= armv4_5
->arch_info
;
2961 reg_cache_t
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
2962 xscale_reg_t
*arch_info
= malloc(sizeof(xscale_reg_arch_info
));
2964 int num_regs
= sizeof(xscale_reg_arch_info
) / sizeof(xscale_reg_t
);
2966 (*cache_p
) = armv4_5_build_reg_cache(target
, armv4_5
);
2967 armv4_5
->core_cache
= (*cache_p
);
2969 /* register a register arch-type for XScale dbg registers only once */
2970 if (xscale_reg_arch_type
== -1)
2971 xscale_reg_arch_type
= register_reg_arch_type(xscale_get_reg
, xscale_set_reg
);
2973 (*cache_p
)->next
= malloc(sizeof(reg_cache_t
));
2974 cache_p
= &(*cache_p
)->next
;
2976 /* fill in values for the xscale reg cache */
2977 (*cache_p
)->name
= "XScale registers";
2978 (*cache_p
)->next
= NULL
;
2979 (*cache_p
)->reg_list
= malloc(num_regs
* sizeof(reg_t
));
2980 (*cache_p
)->num_regs
= num_regs
;
2982 for (i
= 0; i
< num_regs
; i
++)
2984 (*cache_p
)->reg_list
[i
].name
= xscale_reg_list
[i
];
2985 (*cache_p
)->reg_list
[i
].value
= calloc(4, 1);
2986 (*cache_p
)->reg_list
[i
].dirty
= 0;
2987 (*cache_p
)->reg_list
[i
].valid
= 0;
2988 (*cache_p
)->reg_list
[i
].size
= 32;
2989 (*cache_p
)->reg_list
[i
].bitfield_desc
= NULL
;
2990 (*cache_p
)->reg_list
[i
].num_bitfields
= 0;
2991 (*cache_p
)->reg_list
[i
].arch_info
= &arch_info
[i
];
2992 (*cache_p
)->reg_list
[i
].arch_type
= xscale_reg_arch_type
;
2993 arch_info
[i
] = xscale_reg_arch_info
[i
];
2994 arch_info
[i
].target
= target
;
2997 xscale
->reg_cache
= (*cache_p
);
3000 int xscale_init_target(struct command_context_s
*cmd_ctx
, struct target_s
*target
)
3005 int xscale_quit(void)
3010 int xscale_init_arch_info(target_t
*target
, xscale_common_t
*xscale
, jtag_tap_t
*tap
, const char *variant
)
3012 armv4_5_common_t
*armv4_5
;
3013 uint32_t high_reset_branch
, low_reset_branch
;
3016 armv4_5
= &xscale
->armv4_5_common
;
3018 /* store architecture specfic data (none so far) */
3019 xscale
->arch_info
= NULL
;
3020 xscale
->common_magic
= XSCALE_COMMON_MAGIC
;
3022 /* remember the variant (PXA25x, PXA27x, IXP42x, ...) */
3023 xscale
->variant
= strdup(variant
);
3025 /* prepare JTAG information for the new target */
3026 xscale
->jtag_info
.tap
= tap
;
3028 xscale
->jtag_info
.dbgrx
= 0x02;
3029 xscale
->jtag_info
.dbgtx
= 0x10;
3030 xscale
->jtag_info
.dcsr
= 0x09;
3031 xscale
->jtag_info
.ldic
= 0x07;
3033 if ((strcmp(xscale
->variant
, "pxa250") == 0) ||
3034 (strcmp(xscale
->variant
, "pxa255") == 0) ||
3035 (strcmp(xscale
->variant
, "pxa26x") == 0))
3037 xscale
->jtag_info
.ir_length
= 5;
3039 else if ((strcmp(xscale
->variant
, "pxa27x") == 0) ||
3040 (strcmp(xscale
->variant
, "ixp42x") == 0) ||
3041 (strcmp(xscale
->variant
, "ixp45x") == 0) ||
3042 (strcmp(xscale
->variant
, "ixp46x") == 0))
3044 xscale
->jtag_info
.ir_length
= 7;
3047 /* the debug handler isn't installed (and thus not running) at this time */
3048 xscale
->handler_installed
= 0;
3049 xscale
->handler_running
= 0;
3050 xscale
->handler_address
= 0xfe000800;
3052 /* clear the vectors we keep locally for reference */
3053 memset(xscale
->low_vectors
, 0, sizeof(xscale
->low_vectors
));
3054 memset(xscale
->high_vectors
, 0, sizeof(xscale
->high_vectors
));
3056 /* no user-specified vectors have been configured yet */
3057 xscale
->static_low_vectors_set
= 0x0;
3058 xscale
->static_high_vectors_set
= 0x0;
3060 /* calculate branches to debug handler */
3061 low_reset_branch
= (xscale
->handler_address
+ 0x20 - 0x0 - 0x8) >> 2;
3062 high_reset_branch
= (xscale
->handler_address
+ 0x20 - 0xffff0000 - 0x8) >> 2;
3064 xscale
->low_vectors
[0] = ARMV4_5_B((low_reset_branch
& 0xffffff), 0);
3065 xscale
->high_vectors
[0] = ARMV4_5_B((high_reset_branch
& 0xffffff), 0);
3067 for (i
= 1; i
<= 7; i
++)
3069 xscale
->low_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
3070 xscale
->high_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
3073 /* 64kB aligned region used for DCache cleaning */
3074 xscale
->cache_clean_address
= 0xfffe0000;
3076 xscale
->hold_rst
= 0;
3077 xscale
->external_debug_break
= 0;
3079 xscale
->ibcr_available
= 2;
3080 xscale
->ibcr0_used
= 0;
3081 xscale
->ibcr1_used
= 0;
3083 xscale
->dbr_available
= 2;
3084 xscale
->dbr0_used
= 0;
3085 xscale
->dbr1_used
= 0;
3087 xscale
->arm_bkpt
= ARMV5_BKPT(0x0);
3088 xscale
->thumb_bkpt
= ARMV5_T_BKPT(0x0) & 0xffff;
3090 xscale
->vector_catch
= 0x1;
3092 xscale
->trace
.capture_status
= TRACE_IDLE
;
3093 xscale
->trace
.data
= NULL
;
3094 xscale
->trace
.image
= NULL
;
3095 xscale
->trace
.buffer_enabled
= 0;
3096 xscale
->trace
.buffer_fill
= 0;
3098 /* prepare ARMv4/5 specific information */
3099 armv4_5
->arch_info
= xscale
;
3100 armv4_5
->read_core_reg
= xscale_read_core_reg
;
3101 armv4_5
->write_core_reg
= xscale_write_core_reg
;
3102 armv4_5
->full_context
= xscale_full_context
;
3104 armv4_5_init_arch_info(target
, armv4_5
);
3106 xscale
->armv4_5_mmu
.armv4_5_cache
.ctype
= -1;
3107 xscale
->armv4_5_mmu
.get_ttb
= xscale_get_ttb
;
3108 xscale
->armv4_5_mmu
.read_memory
= xscale_read_memory
;
3109 xscale
->armv4_5_mmu
.write_memory
= xscale_write_memory
;
3110 xscale
->armv4_5_mmu
.disable_mmu_caches
= xscale_disable_mmu_caches
;
3111 xscale
->armv4_5_mmu
.enable_mmu_caches
= xscale_enable_mmu_caches
;
3112 xscale
->armv4_5_mmu
.has_tiny_pages
= 1;
3113 xscale
->armv4_5_mmu
.mmu_enabled
= 0;
3118 /* target xscale <endianess> <startup_mode> <chain_pos> <variant> */
3119 int xscale_target_create(struct target_s
*target
, Jim_Interp
*interp
)
3121 xscale_common_t
*xscale
= calloc(1,sizeof(xscale_common_t
));
3123 xscale_init_arch_info(target
, xscale
, target
->tap
, target
->variant
);
3124 xscale_build_reg_cache(target
);
3129 int xscale_handle_debug_handler_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3131 target_t
*target
= NULL
;
3132 armv4_5_common_t
*armv4_5
;
3133 xscale_common_t
*xscale
;
3135 uint32_t handler_address
;
3139 LOG_ERROR("'xscale debug_handler <target#> <address>' command takes two required operands");
3143 if ((target
= get_target(args
[0])) == NULL
)
3145 LOG_ERROR("target '%s' not defined", args
[0]);
3149 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3154 handler_address
= strtoul(args
[1], NULL
, 0);
3156 if (((handler_address
>= 0x800) && (handler_address
<= 0x1fef800)) ||
3157 ((handler_address
>= 0xfe000800) && (handler_address
<= 0xfffff800)))
3159 xscale
->handler_address
= handler_address
;
3163 LOG_ERROR("xscale debug_handler <address> must be between 0x800 and 0x1fef800 or between 0xfe000800 and 0xfffff800");
3170 int xscale_handle_cache_clean_address_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3172 target_t
*target
= NULL
;
3173 armv4_5_common_t
*armv4_5
;
3174 xscale_common_t
*xscale
;
3176 uint32_t cache_clean_address
;
3180 return ERROR_COMMAND_SYNTAX_ERROR
;
3183 target
= get_target(args
[0]);
3186 LOG_ERROR("target '%s' not defined", args
[0]);
3190 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3195 cache_clean_address
= strtoul(args
[1], NULL
, 0);
3197 if (cache_clean_address
& 0xffff)
3199 LOG_ERROR("xscale cache_clean_address <address> must be 64kb aligned");
3203 xscale
->cache_clean_address
= cache_clean_address
;
3209 int xscale_handle_cache_info_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3211 target_t
*target
= get_current_target(cmd_ctx
);
3212 armv4_5_common_t
*armv4_5
;
3213 xscale_common_t
*xscale
;
3215 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3220 return armv4_5_handle_cache_info_command(cmd_ctx
, &xscale
->armv4_5_mmu
.armv4_5_cache
);
3223 static int xscale_virt2phys(struct target_s
*target
, uint32_t virtual, uint32_t *physical
)
3225 armv4_5_common_t
*armv4_5
;
3226 xscale_common_t
*xscale
;
3233 if ((retval
= xscale_get_arch_pointers(target
, &armv4_5
, &xscale
)) != ERROR_OK
)
3237 uint32_t ret
= armv4_5_mmu_translate_va(target
, &xscale
->armv4_5_mmu
, virtual, &type
, &cb
, &domain
, &ap
);
3246 static int xscale_mmu(struct target_s
*target
, int *enabled
)
3248 armv4_5_common_t
*armv4_5
= target
->arch_info
;
3249 xscale_common_t
*xscale
= armv4_5
->arch_info
;
3251 if (target
->state
!= TARGET_HALTED
)
3253 LOG_ERROR("Target not halted");
3254 return ERROR_TARGET_INVALID
;
3256 *enabled
= xscale
->armv4_5_mmu
.mmu_enabled
;
3260 int xscale_handle_mmu_command(command_context_t
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3262 target_t
*target
= get_current_target(cmd_ctx
);
3263 armv4_5_common_t
*armv4_5
;
3264 xscale_common_t
*xscale
;
3266 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3271 if (target
->state
!= TARGET_HALTED
)
3273 command_print(cmd_ctx
, "target must be stopped for \"%s\" command", cmd
);
3279 if (strcmp("enable", args
[0]) == 0)
3281 xscale_enable_mmu_caches(target
, 1, 0, 0);
3282 xscale
->armv4_5_mmu
.mmu_enabled
= 1;
3284 else if (strcmp("disable", args
[0]) == 0)
3286 xscale_disable_mmu_caches(target
, 1, 0, 0);
3287 xscale
->armv4_5_mmu
.mmu_enabled
= 0;
3291 command_print(cmd_ctx
, "mmu %s", (xscale
->armv4_5_mmu
.mmu_enabled
) ? "enabled" : "disabled");
3296 int xscale_handle_idcache_command(command_context_t
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3298 target_t
*target
= get_current_target(cmd_ctx
);
3299 armv4_5_common_t
*armv4_5
;
3300 xscale_common_t
*xscale
;
3301 int icache
= 0, dcache
= 0;
3303 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3308 if (target
->state
!= TARGET_HALTED
)
3310 command_print(cmd_ctx
, "target must be stopped for \"%s\" command", cmd
);
3314 if (strcmp(cmd
, "icache") == 0)
3316 else if (strcmp(cmd
, "dcache") == 0)
3321 if (strcmp("enable", args
[0]) == 0)
3323 xscale_enable_mmu_caches(target
, 0, dcache
, icache
);
3326 xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= 1;
3328 xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= 1;
3330 else if (strcmp("disable", args
[0]) == 0)
3332 xscale_disable_mmu_caches(target
, 0, dcache
, icache
);
3335 xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= 0;
3337 xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= 0;
3342 command_print(cmd_ctx
, "icache %s", (xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
) ? "enabled" : "disabled");
3345 command_print(cmd_ctx
, "dcache %s", (xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
) ? "enabled" : "disabled");
3350 int xscale_handle_vector_catch_command(command_context_t
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3352 target_t
*target
= get_current_target(cmd_ctx
);
3353 armv4_5_common_t
*armv4_5
;
3354 xscale_common_t
*xscale
;
3356 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3363 command_print(cmd_ctx
, "usage: xscale vector_catch [mask]");
3367 xscale
->vector_catch
= strtoul(args
[0], NULL
, 0);
3368 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 8, xscale
->vector_catch
);
3369 xscale_write_dcsr(target
, -1, -1);
3372 command_print(cmd_ctx
, "vector catch mask: 0x%2.2x", xscale
->vector_catch
);
3378 int xscale_handle_vector_table_command(command_context_t
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3380 target_t
*target
= get_current_target(cmd_ctx
);
3381 armv4_5_common_t
*armv4_5
;
3382 xscale_common_t
*xscale
;
3385 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3390 if (argc
== 0) /* print current settings */
3394 command_print(cmd_ctx
, "active user-set static vectors:");
3395 for (idx
= 1; idx
< 8; idx
++)
3396 if (xscale
->static_low_vectors_set
& (1 << idx
))
3397 command_print(cmd_ctx
, "low %d: 0x%" PRIx32
, idx
, xscale
->static_low_vectors
[idx
]);
3398 for (idx
= 1; idx
< 8; idx
++)
3399 if (xscale
->static_high_vectors_set
& (1 << idx
))
3400 command_print(cmd_ctx
, "high %d: 0x%" PRIx32
, idx
, xscale
->static_high_vectors
[idx
]);
3410 idx
= strtoul(args
[1], NULL
, 0);
3411 vec
= strtoul(args
[2], NULL
, 0);
3413 if (idx
< 1 || idx
>= 8)
3416 if (!err
&& strcmp(args
[0], "low") == 0)
3418 xscale
->static_low_vectors_set
|= (1<<idx
);
3419 xscale
->static_low_vectors
[idx
] = vec
;
3421 else if (!err
&& (strcmp(args
[0], "high") == 0))
3423 xscale
->static_high_vectors_set
|= (1<<idx
);
3424 xscale
->static_high_vectors
[idx
] = vec
;
3431 command_print(cmd_ctx
, "usage: xscale vector_table <high|low> <index> <code>");
3437 int xscale_handle_trace_buffer_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3439 target_t
*target
= get_current_target(cmd_ctx
);
3440 armv4_5_common_t
*armv4_5
;
3441 xscale_common_t
*xscale
;
3442 uint32_t dcsr_value
;
3444 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3449 if (target
->state
!= TARGET_HALTED
)
3451 command_print(cmd_ctx
, "target must be stopped for \"%s\" command", cmd
);
3455 if ((argc
>= 1) && (strcmp("enable", args
[0]) == 0))
3457 xscale_trace_data_t
*td
, *next_td
;
3458 xscale
->trace
.buffer_enabled
= 1;
3460 /* free old trace data */
3461 td
= xscale
->trace
.data
;
3471 xscale
->trace
.data
= NULL
;
3473 else if ((argc
>= 1) && (strcmp("disable", args
[0]) == 0))
3475 xscale
->trace
.buffer_enabled
= 0;
3478 if ((argc
>= 2) && (strcmp("fill", args
[1]) == 0))
3481 xscale
->trace
.buffer_fill
= strtoul(args
[2], NULL
, 0);
3483 xscale
->trace
.buffer_fill
= 1;
3485 else if ((argc
>= 2) && (strcmp("wrap", args
[1]) == 0))
3487 xscale
->trace
.buffer_fill
= -1;
3490 if (xscale
->trace
.buffer_enabled
)
3492 /* if we enable the trace buffer in fill-once
3493 * mode we know the address of the first instruction */
3494 xscale
->trace
.pc_ok
= 1;
3495 xscale
->trace
.current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
3499 /* otherwise the address is unknown, and we have no known good PC */
3500 xscale
->trace
.pc_ok
= 0;
3503 command_print(cmd_ctx
, "trace buffer %s (%s)",
3504 (xscale
->trace
.buffer_enabled
) ? "enabled" : "disabled",
3505 (xscale
->trace
.buffer_fill
> 0) ? "fill" : "wrap");
3507 dcsr_value
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 0, 32);
3508 if (xscale
->trace
.buffer_fill
>= 0)
3509 xscale_write_dcsr_sw(target
, (dcsr_value
& 0xfffffffc) | 2);
3511 xscale_write_dcsr_sw(target
, dcsr_value
& 0xfffffffc);
3516 int xscale_handle_trace_image_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3519 armv4_5_common_t
*armv4_5
;
3520 xscale_common_t
*xscale
;
3524 command_print(cmd_ctx
, "usage: xscale trace_image <file> [base address] [type]");
3528 target
= get_current_target(cmd_ctx
);
3530 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3535 if (xscale
->trace
.image
)
3537 image_close(xscale
->trace
.image
);
3538 free(xscale
->trace
.image
);
3539 command_print(cmd_ctx
, "previously loaded image found and closed");
3542 xscale
->trace
.image
= malloc(sizeof(image_t
));
3543 xscale
->trace
.image
->base_address_set
= 0;
3544 xscale
->trace
.image
->start_address_set
= 0;
3546 /* a base address isn't always necessary, default to 0x0 (i.e. don't relocate) */
3549 xscale
->trace
.image
->base_address_set
= 1;
3550 xscale
->trace
.image
->base_address
= strtoul(args
[1], NULL
, 0);
3554 xscale
->trace
.image
->base_address_set
= 0;
3557 if (image_open(xscale
->trace
.image
, args
[0], (argc
>= 3) ? args
[2] : NULL
) != ERROR_OK
)
3559 free(xscale
->trace
.image
);
3560 xscale
->trace
.image
= NULL
;
3567 int xscale_handle_dump_trace_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3569 target_t
*target
= get_current_target(cmd_ctx
);
3570 armv4_5_common_t
*armv4_5
;
3571 xscale_common_t
*xscale
;
3572 xscale_trace_data_t
*trace_data
;
3575 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3580 if (target
->state
!= TARGET_HALTED
)
3582 command_print(cmd_ctx
, "target must be stopped for \"%s\" command", cmd
);
3588 command_print(cmd_ctx
, "usage: xscale dump_trace <file>");
3592 trace_data
= xscale
->trace
.data
;
3596 command_print(cmd_ctx
, "no trace data collected");
3600 if (fileio_open(&file
, args
[0], FILEIO_WRITE
, FILEIO_BINARY
) != ERROR_OK
)
3609 fileio_write_u32(&file
, trace_data
->chkpt0
);
3610 fileio_write_u32(&file
, trace_data
->chkpt1
);
3611 fileio_write_u32(&file
, trace_data
->last_instruction
);
3612 fileio_write_u32(&file
, trace_data
->depth
);
3614 for (i
= 0; i
< trace_data
->depth
; i
++)
3615 fileio_write_u32(&file
, trace_data
->entries
[i
].data
| ((trace_data
->entries
[i
].type
& 0xffff) << 16));
3617 trace_data
= trace_data
->next
;
3620 fileio_close(&file
);
3625 int xscale_handle_analyze_trace_buffer_command(struct command_context_s
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3627 target_t
*target
= get_current_target(cmd_ctx
);
3628 armv4_5_common_t
*armv4_5
;
3629 xscale_common_t
*xscale
;
3631 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3636 xscale_analyze_trace(target
, cmd_ctx
);
3641 int xscale_handle_cp15(command_context_t
*cmd_ctx
, char *cmd
, char **args
, int argc
)
3643 target_t
*target
= get_current_target(cmd_ctx
);
3644 armv4_5_common_t
*armv4_5
;
3645 xscale_common_t
*xscale
;
3647 if (xscale_get_arch_pointers(target
, &armv4_5
, &xscale
) != ERROR_OK
)
3652 if (target
->state
!= TARGET_HALTED
)
3654 command_print(cmd_ctx
, "target must be stopped for \"%s\" command", cmd
);
3657 uint32_t reg_no
= 0;
3661 reg_no
= strtoul(args
[0], NULL
, 0);
3662 /*translate from xscale cp15 register no to openocd register*/
3666 reg_no
= XSCALE_MAINID
;
3669 reg_no
= XSCALE_CTRL
;
3672 reg_no
= XSCALE_TTB
;
3675 reg_no
= XSCALE_DAC
;
3678 reg_no
= XSCALE_FSR
;
3681 reg_no
= XSCALE_FAR
;
3684 reg_no
= XSCALE_PID
;
3687 reg_no
= XSCALE_CPACCESS
;
3690 command_print(cmd_ctx
, "invalid register number");
3691 return ERROR_INVALID_ARGUMENTS
;
3693 reg
= &xscale
->reg_cache
->reg_list
[reg_no
];
3700 /* read cp15 control register */
3701 xscale_get_reg(reg
);
3702 value
= buf_get_u32(reg
->value
, 0, 32);
3703 command_print(cmd_ctx
, "%s (/%i): 0x%" PRIx32
"", reg
->name
, (int)(reg
->size
), value
);
3708 uint32_t value
= strtoul(args
[1], NULL
, 0);
3710 /* send CP write request (command 0x41) */
3711 xscale_send_u32(target
, 0x41);
3713 /* send CP register number */
3714 xscale_send_u32(target
, reg_no
);
3716 /* send CP register value */
3717 xscale_send_u32(target
, value
);
3719 /* execute cpwait to ensure outstanding operations complete */
3720 xscale_send_u32(target
, 0x53);
3724 command_print(cmd_ctx
, "usage: cp15 [register]<, [value]>");
3730 int xscale_register_commands(struct command_context_s
*cmd_ctx
)
3732 command_t
*xscale_cmd
;
3734 xscale_cmd
= register_command(cmd_ctx
, NULL
, "xscale", NULL
, COMMAND_ANY
, "xscale specific commands");
3736 register_command(cmd_ctx
, xscale_cmd
, "debug_handler", xscale_handle_debug_handler_command
, COMMAND_ANY
, "'xscale debug_handler <target#> <address>' command takes two required operands");
3737 register_command(cmd_ctx
, xscale_cmd
, "cache_clean_address", xscale_handle_cache_clean_address_command
, COMMAND_ANY
, NULL
);
3739 register_command(cmd_ctx
, xscale_cmd
, "cache_info", xscale_handle_cache_info_command
, COMMAND_EXEC
, NULL
);
3740 register_command(cmd_ctx
, xscale_cmd
, "mmu", xscale_handle_mmu_command
, COMMAND_EXEC
, "['enable'|'disable'] the MMU");
3741 register_command(cmd_ctx
, xscale_cmd
, "icache", xscale_handle_idcache_command
, COMMAND_EXEC
, "['enable'|'disable'] the ICache");
3742 register_command(cmd_ctx
, xscale_cmd
, "dcache", xscale_handle_idcache_command
, COMMAND_EXEC
, "['enable'|'disable'] the DCache");
3744 register_command(cmd_ctx
, xscale_cmd
, "vector_catch", xscale_handle_vector_catch_command
, COMMAND_EXEC
, "<mask> of vectors that should be catched");
3745 register_command(cmd_ctx
, xscale_cmd
, "vector_table", xscale_handle_vector_table_command
, COMMAND_EXEC
, "<high|low> <index> <code> set static code for exception handler entry");
3747 register_command(cmd_ctx
, xscale_cmd
, "trace_buffer", xscale_handle_trace_buffer_command
, COMMAND_EXEC
, "<enable | disable> ['fill' [n]|'wrap']");
3749 register_command(cmd_ctx
, xscale_cmd
, "dump_trace", xscale_handle_dump_trace_command
, COMMAND_EXEC
, "dump content of trace buffer to <file>");
3750 register_command(cmd_ctx
, xscale_cmd
, "analyze_trace", xscale_handle_analyze_trace_buffer_command
, COMMAND_EXEC
, "analyze content of trace buffer");
3751 register_command(cmd_ctx
, xscale_cmd
, "trace_image", xscale_handle_trace_image_command
,
3752 COMMAND_EXEC
, "load image from <file> [base address]");
3754 register_command(cmd_ctx
, xscale_cmd
, "cp15", xscale_handle_cp15
, COMMAND_EXEC
, "access coproc 15 <register> [value]");
3756 armv4_5_register_commands(cmd_ctx
);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)