1 /***************************************************************************
2 * Copyright (C) 2006, 2007 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2007,2008 Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * Copyright (C) 2009 Michael Schwingen *
9 * michael@schwingen.org *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
30 #include "breakpoints.h"
32 #include "target_type.h"
34 #include "arm_simulator.h"
35 #include "arm_disassembler.h"
36 #include "time_support.h"
42 * Important XScale documents available as of October 2009 include:
44 * Intel XScale® Core Developer’s Manual, January 2004
45 * Order Number: 273473-002
46 * This has a chapter detailing debug facilities, and punts some
47 * details to chip-specific microarchitecture documents.
49 * Hot-Debug for Intel XScale® Core Debug White Paper, May 2005
50 * Document Number: 273539-005
51 * Less detailed than the developer's manual, but summarizes those
52 * missing details (for most XScales) and gives LOTS of notes about
53 * debugger/handler interaction issues. Presents a simpler reset
54 * and load-handler sequence than the arch doc. (Note, OpenOCD
55 * doesn't currently support "Hot-Debug" as defined there.)
57 * Chip-specific microarchitecture documents may also be useful.
61 /* forward declarations */
62 static int xscale_resume(struct target
*, int current
,
63 uint32_t address
, int handle_breakpoints
, int debug_execution
);
64 static int xscale_debug_entry(struct target
*);
65 static int xscale_restore_context(struct target
*);
66 static int xscale_get_reg(struct reg
*reg
);
67 static int xscale_set_reg(struct reg
*reg
, uint8_t *buf
);
68 static int xscale_set_breakpoint(struct target
*, struct breakpoint
*);
69 static int xscale_set_watchpoint(struct target
*, struct watchpoint
*);
70 static int xscale_unset_breakpoint(struct target
*, struct breakpoint
*);
71 static int xscale_read_trace(struct target
*);
74 /* This XScale "debug handler" is loaded into the processor's
75 * mini-ICache, which is 2K of code writable only via JTAG.
77 * FIXME the OpenOCD "bin2char" utility currently doesn't handle
78 * binary files cleanly. It's string oriented, and terminates them
79 * with a NUL character. Better would be to generate the constants
80 * and let other code decide names, scoping, and other housekeeping.
82 static /* unsigned const char xscale_debug_handler[] = ... */
83 #include "xscale_debug.h"
85 static char *const xscale_reg_list
[] =
87 "XSCALE_MAINID", /* 0 */
97 "XSCALE_IBCR0", /* 10 */
107 "XSCALE_RX", /* 20 */
111 static const struct xscale_reg xscale_reg_arch_info
[] =
113 {XSCALE_MAINID
, NULL
},
114 {XSCALE_CACHETYPE
, NULL
},
116 {XSCALE_AUXCTRL
, NULL
},
122 {XSCALE_CPACCESS
, NULL
},
123 {XSCALE_IBCR0
, NULL
},
124 {XSCALE_IBCR1
, NULL
},
127 {XSCALE_DBCON
, NULL
},
128 {XSCALE_TBREG
, NULL
},
129 {XSCALE_CHKPT0
, NULL
},
130 {XSCALE_CHKPT1
, NULL
},
131 {XSCALE_DCSR
, NULL
}, /* DCSR accessed via JTAG or SW */
132 {-1, NULL
}, /* TX accessed via JTAG */
133 {-1, NULL
}, /* RX accessed via JTAG */
134 {-1, NULL
}, /* TXRXCTRL implicit access via JTAG */
137 /* convenience wrapper to access XScale specific registers */
138 static int xscale_set_reg_u32(struct reg
*reg
, uint32_t value
)
142 buf_set_u32(buf
, 0, 32, value
);
144 return xscale_set_reg(reg
, buf
);
147 static const char xscale_not
[] = "target is not an XScale";
149 static int xscale_verify_pointer(struct command_context
*cmd_ctx
,
150 struct xscale_common
*xscale
)
152 if (xscale
->common_magic
!= XSCALE_COMMON_MAGIC
) {
153 command_print(cmd_ctx
, xscale_not
);
154 return ERROR_TARGET_INVALID
;
159 static int xscale_jtag_set_instr(struct jtag_tap
*tap
, uint32_t new_instr
)
164 if (buf_get_u32(tap
->cur_instr
, 0, tap
->ir_length
) != new_instr
)
166 struct scan_field field
;
169 memset(&field
, 0, sizeof field
);
171 field
.num_bits
= tap
->ir_length
;
172 field
.out_value
= scratch
;
173 buf_set_u32(field
.out_value
, 0, field
.num_bits
, new_instr
);
175 jtag_add_ir_scan(1, &field
, jtag_get_end_state());
181 static int xscale_read_dcsr(struct target
*target
)
183 struct xscale_common
*xscale
= target_to_xscale(target
);
185 struct scan_field fields
[3];
186 uint8_t field0
= 0x0;
187 uint8_t field0_check_value
= 0x2;
188 uint8_t field0_check_mask
= 0x7;
189 uint8_t field2
= 0x0;
190 uint8_t field2_check_value
= 0x0;
191 uint8_t field2_check_mask
= 0x1;
193 jtag_set_end_state(TAP_DRPAUSE
);
194 xscale_jtag_set_instr(target
->tap
, XSCALE_SELDCSR
);
196 buf_set_u32(&field0
, 1, 1, xscale
->hold_rst
);
197 buf_set_u32(&field0
, 2, 1, xscale
->external_debug_break
);
199 memset(&fields
, 0, sizeof fields
);
201 fields
[0].tap
= target
->tap
;
202 fields
[0].num_bits
= 3;
203 fields
[0].out_value
= &field0
;
205 fields
[0].in_value
= &tmp
;
207 fields
[1].tap
= target
->tap
;
208 fields
[1].num_bits
= 32;
209 fields
[1].in_value
= xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
;
211 fields
[2].tap
= target
->tap
;
212 fields
[2].num_bits
= 1;
213 fields
[2].out_value
= &field2
;
215 fields
[2].in_value
= &tmp2
;
217 jtag_add_dr_scan(3, fields
, jtag_get_end_state());
219 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
220 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
222 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
224 LOG_ERROR("JTAG error while reading DCSR");
228 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].dirty
= 0;
229 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].valid
= 1;
231 /* write the register with the value we just read
232 * on this second pass, only the first bit of field0 is guaranteed to be 0)
234 field0_check_mask
= 0x1;
235 fields
[1].out_value
= xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
;
236 fields
[1].in_value
= NULL
;
238 jtag_set_end_state(TAP_IDLE
);
240 jtag_add_dr_scan(3, fields
, jtag_get_end_state());
242 /* DANGER!!! this must be here. It will make sure that the arguments
243 * to jtag_set_check_value() does not go out of scope! */
244 return jtag_execute_queue();
248 static void xscale_getbuf(jtag_callback_data_t arg
)
250 uint8_t *in
= (uint8_t *)arg
;
251 *((uint32_t *)in
) = buf_get_u32(in
, 0, 32);
254 static int xscale_receive(struct target
*target
, uint32_t *buffer
, int num_words
)
257 return ERROR_INVALID_ARGUMENTS
;
259 int retval
= ERROR_OK
;
261 struct scan_field fields
[3];
262 uint8_t *field0
= malloc(num_words
* 1);
263 uint8_t field0_check_value
= 0x2;
264 uint8_t field0_check_mask
= 0x6;
265 uint32_t *field1
= malloc(num_words
* 4);
266 uint8_t field2_check_value
= 0x0;
267 uint8_t field2_check_mask
= 0x1;
269 int words_scheduled
= 0;
272 path
[0] = TAP_DRSELECT
;
273 path
[1] = TAP_DRCAPTURE
;
274 path
[2] = TAP_DRSHIFT
;
276 memset(&fields
, 0, sizeof fields
);
278 fields
[0].tap
= target
->tap
;
279 fields
[0].num_bits
= 3;
280 fields
[0].check_value
= &field0_check_value
;
281 fields
[0].check_mask
= &field0_check_mask
;
283 fields
[1].tap
= target
->tap
;
284 fields
[1].num_bits
= 32;
286 fields
[2].tap
= target
->tap
;
287 fields
[2].num_bits
= 1;
288 fields
[2].check_value
= &field2_check_value
;
289 fields
[2].check_mask
= &field2_check_mask
;
291 jtag_set_end_state(TAP_IDLE
);
292 xscale_jtag_set_instr(target
->tap
, XSCALE_DBGTX
);
293 jtag_add_runtest(1, jtag_get_end_state()); /* ensures that we're in the TAP_IDLE state as the above could be a no-op */
295 /* repeat until all words have been collected */
297 while (words_done
< num_words
)
301 for (i
= words_done
; i
< num_words
; i
++)
303 fields
[0].in_value
= &field0
[i
];
305 jtag_add_pathmove(3, path
);
307 fields
[1].in_value
= (uint8_t *)(field1
+ i
);
309 jtag_add_dr_scan_check(3, fields
, jtag_set_end_state(TAP_IDLE
));
311 jtag_add_callback(xscale_getbuf
, (jtag_callback_data_t
)(field1
+ i
));
316 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
318 LOG_ERROR("JTAG error while receiving data from debug handler");
322 /* examine results */
323 for (i
= words_done
; i
< num_words
; i
++)
325 if (!(field0
[0] & 1))
327 /* move backwards if necessary */
329 for (j
= i
; j
< num_words
- 1; j
++)
331 field0
[j
] = field0
[j
+ 1];
332 field1
[j
] = field1
[j
+ 1];
337 if (words_scheduled
== 0)
339 if (attempts
++==1000)
341 LOG_ERROR("Failed to receiving data from debug handler after 1000 attempts");
342 retval
= ERROR_TARGET_TIMEOUT
;
347 words_done
+= words_scheduled
;
350 for (i
= 0; i
< num_words
; i
++)
351 *(buffer
++) = buf_get_u32((uint8_t*)&field1
[i
], 0, 32);
358 static int xscale_read_tx(struct target
*target
, int consume
)
360 struct xscale_common
*xscale
= target_to_xscale(target
);
362 tap_state_t noconsume_path
[6];
364 struct timeval timeout
, now
;
365 struct scan_field fields
[3];
366 uint8_t field0_in
= 0x0;
367 uint8_t field0_check_value
= 0x2;
368 uint8_t field0_check_mask
= 0x6;
369 uint8_t field2_check_value
= 0x0;
370 uint8_t field2_check_mask
= 0x1;
372 jtag_set_end_state(TAP_IDLE
);
374 xscale_jtag_set_instr(target
->tap
, XSCALE_DBGTX
);
376 path
[0] = TAP_DRSELECT
;
377 path
[1] = TAP_DRCAPTURE
;
378 path
[2] = TAP_DRSHIFT
;
380 noconsume_path
[0] = TAP_DRSELECT
;
381 noconsume_path
[1] = TAP_DRCAPTURE
;
382 noconsume_path
[2] = TAP_DREXIT1
;
383 noconsume_path
[3] = TAP_DRPAUSE
;
384 noconsume_path
[4] = TAP_DREXIT2
;
385 noconsume_path
[5] = TAP_DRSHIFT
;
387 memset(&fields
, 0, sizeof fields
);
389 fields
[0].tap
= target
->tap
;
390 fields
[0].num_bits
= 3;
391 fields
[0].in_value
= &field0_in
;
393 fields
[1].tap
= target
->tap
;
394 fields
[1].num_bits
= 32;
395 fields
[1].in_value
= xscale
->reg_cache
->reg_list
[XSCALE_TX
].value
;
397 fields
[2].tap
= target
->tap
;
398 fields
[2].num_bits
= 1;
400 fields
[2].in_value
= &tmp
;
402 gettimeofday(&timeout
, NULL
);
403 timeval_add_time(&timeout
, 1, 0);
407 /* if we want to consume the register content (i.e. clear TX_READY),
408 * we have to go straight from Capture-DR to Shift-DR
409 * otherwise, we go from Capture-DR to Exit1-DR to Pause-DR
412 jtag_add_pathmove(3, path
);
415 jtag_add_pathmove(sizeof(noconsume_path
)/sizeof(*noconsume_path
), noconsume_path
);
418 jtag_add_dr_scan(3, fields
, jtag_set_end_state(TAP_IDLE
));
420 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
421 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
423 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
425 LOG_ERROR("JTAG error while reading TX");
426 return ERROR_TARGET_TIMEOUT
;
429 gettimeofday(&now
, NULL
);
430 if ((now
.tv_sec
> timeout
.tv_sec
) || ((now
.tv_sec
== timeout
.tv_sec
)&& (now
.tv_usec
> timeout
.tv_usec
)))
432 LOG_ERROR("time out reading TX register");
433 return ERROR_TARGET_TIMEOUT
;
435 if (!((!(field0_in
& 1)) && consume
))
439 if (debug_level
>= 3)
441 LOG_DEBUG("waiting 100ms");
442 alive_sleep(100); /* avoid flooding the logs */
450 if (!(field0_in
& 1))
451 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
456 static int xscale_write_rx(struct target
*target
)
458 struct xscale_common
*xscale
= target_to_xscale(target
);
460 struct timeval timeout
, now
;
461 struct scan_field fields
[3];
462 uint8_t field0_out
= 0x0;
463 uint8_t field0_in
= 0x0;
464 uint8_t field0_check_value
= 0x2;
465 uint8_t field0_check_mask
= 0x6;
466 uint8_t field2
= 0x0;
467 uint8_t field2_check_value
= 0x0;
468 uint8_t field2_check_mask
= 0x1;
470 jtag_set_end_state(TAP_IDLE
);
472 xscale_jtag_set_instr(target
->tap
, XSCALE_DBGRX
);
474 memset(&fields
, 0, sizeof fields
);
476 fields
[0].tap
= target
->tap
;
477 fields
[0].num_bits
= 3;
478 fields
[0].out_value
= &field0_out
;
479 fields
[0].in_value
= &field0_in
;
481 fields
[1].tap
= target
->tap
;
482 fields
[1].num_bits
= 32;
483 fields
[1].out_value
= xscale
->reg_cache
->reg_list
[XSCALE_RX
].value
;
485 fields
[2].tap
= target
->tap
;
486 fields
[2].num_bits
= 1;
487 fields
[2].out_value
= &field2
;
489 fields
[2].in_value
= &tmp
;
491 gettimeofday(&timeout
, NULL
);
492 timeval_add_time(&timeout
, 1, 0);
494 /* poll until rx_read is low */
495 LOG_DEBUG("polling RX");
498 jtag_add_dr_scan(3, fields
, jtag_set_end_state(TAP_IDLE
));
500 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
501 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
503 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
505 LOG_ERROR("JTAG error while writing RX");
509 gettimeofday(&now
, NULL
);
510 if ((now
.tv_sec
> timeout
.tv_sec
) || ((now
.tv_sec
== timeout
.tv_sec
)&& (now
.tv_usec
> timeout
.tv_usec
)))
512 LOG_ERROR("time out writing RX register");
513 return ERROR_TARGET_TIMEOUT
;
515 if (!(field0_in
& 1))
517 if (debug_level
>= 3)
519 LOG_DEBUG("waiting 100ms");
520 alive_sleep(100); /* avoid flooding the logs */
530 jtag_add_dr_scan(3, fields
, jtag_set_end_state(TAP_IDLE
));
532 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
534 LOG_ERROR("JTAG error while writing RX");
541 /* send count elements of size byte to the debug handler */
542 static int xscale_send(struct target
*target
, uint8_t *buffer
, int count
, int size
)
549 jtag_set_end_state(TAP_IDLE
);
551 xscale_jtag_set_instr(target
->tap
, XSCALE_DBGRX
);
558 int endianness
= target
->endianness
;
559 while (done_count
++ < count
)
564 if (endianness
== TARGET_LITTLE_ENDIAN
)
566 t
[1]=le_to_h_u32(buffer
);
569 t
[1]=be_to_h_u32(buffer
);
573 if (endianness
== TARGET_LITTLE_ENDIAN
)
575 t
[1]=le_to_h_u16(buffer
);
578 t
[1]=be_to_h_u16(buffer
);
585 LOG_ERROR("BUG: size neither 4, 2 nor 1");
586 return ERROR_INVALID_ARGUMENTS
;
588 jtag_add_dr_out(target
->tap
,
592 jtag_set_end_state(TAP_IDLE
));
596 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
598 LOG_ERROR("JTAG error while sending data to debug handler");
605 static int xscale_send_u32(struct target
*target
, uint32_t value
)
607 struct xscale_common
*xscale
= target_to_xscale(target
);
609 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_RX
].value
, 0, 32, value
);
610 return xscale_write_rx(target
);
613 static int xscale_write_dcsr(struct target
*target
, int hold_rst
, int ext_dbg_brk
)
615 struct xscale_common
*xscale
= target_to_xscale(target
);
617 struct scan_field fields
[3];
618 uint8_t field0
= 0x0;
619 uint8_t field0_check_value
= 0x2;
620 uint8_t field0_check_mask
= 0x7;
621 uint8_t field2
= 0x0;
622 uint8_t field2_check_value
= 0x0;
623 uint8_t field2_check_mask
= 0x1;
626 xscale
->hold_rst
= hold_rst
;
628 if (ext_dbg_brk
!= -1)
629 xscale
->external_debug_break
= ext_dbg_brk
;
631 jtag_set_end_state(TAP_IDLE
);
632 xscale_jtag_set_instr(target
->tap
, XSCALE_SELDCSR
);
634 buf_set_u32(&field0
, 1, 1, xscale
->hold_rst
);
635 buf_set_u32(&field0
, 2, 1, xscale
->external_debug_break
);
637 memset(&fields
, 0, sizeof fields
);
639 fields
[0].tap
= target
->tap
;
640 fields
[0].num_bits
= 3;
641 fields
[0].out_value
= &field0
;
643 fields
[0].in_value
= &tmp
;
645 fields
[1].tap
= target
->tap
;
646 fields
[1].num_bits
= 32;
647 fields
[1].out_value
= xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
;
649 fields
[2].tap
= target
->tap
;
650 fields
[2].num_bits
= 1;
651 fields
[2].out_value
= &field2
;
653 fields
[2].in_value
= &tmp2
;
655 jtag_add_dr_scan(3, fields
, jtag_get_end_state());
657 jtag_check_value_mask(fields
+ 0, &field0_check_value
, &field0_check_mask
);
658 jtag_check_value_mask(fields
+ 2, &field2_check_value
, &field2_check_mask
);
660 if ((retval
= jtag_execute_queue()) != ERROR_OK
)
662 LOG_ERROR("JTAG error while writing DCSR");
666 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].dirty
= 0;
667 xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].valid
= 1;
672 /* parity of the number of bits 0 if even; 1 if odd. for 32 bit words */
673 static unsigned int parity (unsigned int v
)
675 // unsigned int ov = v;
680 // LOG_DEBUG("parity of 0x%x is %i", ov, (0x6996 >> v) & 1);
681 return (0x6996 >> v
) & 1;
684 static int xscale_load_ic(struct target
*target
, uint32_t va
, uint32_t buffer
[8])
689 struct scan_field fields
[2];
691 LOG_DEBUG("loading miniIC at 0x%8.8" PRIx32
"", va
);
694 jtag_set_end_state(TAP_IDLE
);
695 xscale_jtag_set_instr(target
->tap
, XSCALE_LDIC
);
697 /* CMD is b011 to load a cacheline into the Mini ICache.
698 * Loading into the main ICache is deprecated, and unused.
699 * It's followed by three zero bits, and 27 address bits.
701 buf_set_u32(&cmd
, 0, 6, 0x3);
703 /* virtual address of desired cache line */
704 buf_set_u32(packet
, 0, 27, va
>> 5);
706 memset(&fields
, 0, sizeof fields
);
708 fields
[0].tap
= target
->tap
;
709 fields
[0].num_bits
= 6;
710 fields
[0].out_value
= &cmd
;
712 fields
[1].tap
= target
->tap
;
713 fields
[1].num_bits
= 27;
714 fields
[1].out_value
= packet
;
716 jtag_add_dr_scan(2, fields
, jtag_get_end_state());
718 /* rest of packet is a cacheline: 8 instructions, with parity */
719 fields
[0].num_bits
= 32;
720 fields
[0].out_value
= packet
;
722 fields
[1].num_bits
= 1;
723 fields
[1].out_value
= &cmd
;
725 for (word
= 0; word
< 8; word
++)
727 buf_set_u32(packet
, 0, 32, buffer
[word
]);
730 memcpy(&value
, packet
, sizeof(uint32_t));
733 jtag_add_dr_scan(2, fields
, jtag_get_end_state());
736 return jtag_execute_queue();
739 static int xscale_invalidate_ic_line(struct target
*target
, uint32_t va
)
743 struct scan_field fields
[2];
745 jtag_set_end_state(TAP_IDLE
);
746 xscale_jtag_set_instr(target
->tap
, XSCALE_LDIC
);
748 /* CMD for invalidate IC line b000, bits [6:4] b000 */
749 buf_set_u32(&cmd
, 0, 6, 0x0);
751 /* virtual address of desired cache line */
752 buf_set_u32(packet
, 0, 27, va
>> 5);
754 memset(&fields
, 0, sizeof fields
);
756 fields
[0].tap
= target
->tap
;
757 fields
[0].num_bits
= 6;
758 fields
[0].out_value
= &cmd
;
760 fields
[1].tap
= target
->tap
;
761 fields
[1].num_bits
= 27;
762 fields
[1].out_value
= packet
;
764 jtag_add_dr_scan(2, fields
, jtag_get_end_state());
769 static int xscale_update_vectors(struct target
*target
)
771 struct xscale_common
*xscale
= target_to_xscale(target
);
775 uint32_t low_reset_branch
, high_reset_branch
;
777 for (i
= 1; i
< 8; i
++)
779 /* if there's a static vector specified for this exception, override */
780 if (xscale
->static_high_vectors_set
& (1 << i
))
782 xscale
->high_vectors
[i
] = xscale
->static_high_vectors
[i
];
786 retval
= target_read_u32(target
, 0xffff0000 + 4*i
, &xscale
->high_vectors
[i
]);
787 if (retval
== ERROR_TARGET_TIMEOUT
)
789 if (retval
!= ERROR_OK
)
791 /* Some of these reads will fail as part of normal execution */
792 xscale
->high_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
797 for (i
= 1; i
< 8; i
++)
799 if (xscale
->static_low_vectors_set
& (1 << i
))
801 xscale
->low_vectors
[i
] = xscale
->static_low_vectors
[i
];
805 retval
= target_read_u32(target
, 0x0 + 4*i
, &xscale
->low_vectors
[i
]);
806 if (retval
== ERROR_TARGET_TIMEOUT
)
808 if (retval
!= ERROR_OK
)
810 /* Some of these reads will fail as part of normal execution */
811 xscale
->low_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
816 /* calculate branches to debug handler */
817 low_reset_branch
= (xscale
->handler_address
+ 0x20 - 0x0 - 0x8) >> 2;
818 high_reset_branch
= (xscale
->handler_address
+ 0x20 - 0xffff0000 - 0x8) >> 2;
820 xscale
->low_vectors
[0] = ARMV4_5_B((low_reset_branch
& 0xffffff), 0);
821 xscale
->high_vectors
[0] = ARMV4_5_B((high_reset_branch
& 0xffffff), 0);
823 /* invalidate and load exception vectors in mini i-cache */
824 xscale_invalidate_ic_line(target
, 0x0);
825 xscale_invalidate_ic_line(target
, 0xffff0000);
827 xscale_load_ic(target
, 0x0, xscale
->low_vectors
);
828 xscale_load_ic(target
, 0xffff0000, xscale
->high_vectors
);
833 static int xscale_arch_state(struct target
*target
)
835 struct xscale_common
*xscale
= target_to_xscale(target
);
836 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
838 static const char *state
[] =
840 "disabled", "enabled"
843 static const char *arch_dbg_reason
[] =
845 "", "\n(processor reset)", "\n(trace buffer full)"
848 if (armv4_5
->common_magic
!= ARMV4_5_COMMON_MAGIC
)
850 LOG_ERROR("BUG: called for a non-ARMv4/5 target");
851 return ERROR_INVALID_ARGUMENTS
;
854 LOG_USER("target halted in %s state due to %s, current mode: %s\n"
855 "cpsr: 0x%8.8" PRIx32
" pc: 0x%8.8" PRIx32
"\n"
856 "MMU: %s, D-Cache: %s, I-Cache: %s"
858 armv4_5_state_strings
[armv4_5
->core_state
],
859 Jim_Nvp_value2name_simple(nvp_target_debug_reason
, target
->debug_reason
)->name
,
860 arm_mode_name(armv4_5
->core_mode
),
861 buf_get_u32(armv4_5
->cpsr
->value
, 0, 32),
862 buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32),
863 state
[xscale
->armv4_5_mmu
.mmu_enabled
],
864 state
[xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
],
865 state
[xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
],
866 arch_dbg_reason
[xscale
->arch_debug_reason
]);
871 static int xscale_poll(struct target
*target
)
873 int retval
= ERROR_OK
;
875 if ((target
->state
== TARGET_RUNNING
) || (target
->state
== TARGET_DEBUG_RUNNING
))
877 enum target_state previous_state
= target
->state
;
878 if ((retval
= xscale_read_tx(target
, 0)) == ERROR_OK
)
881 /* there's data to read from the tx register, we entered debug state */
882 target
->state
= TARGET_HALTED
;
884 /* process debug entry, fetching current mode regs */
885 retval
= xscale_debug_entry(target
);
887 else if (retval
!= ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
889 LOG_USER("error while polling TX register, reset CPU");
890 /* here we "lie" so GDB won't get stuck and a reset can be perfomed */
891 target
->state
= TARGET_HALTED
;
894 /* debug_entry could have overwritten target state (i.e. immediate resume)
895 * don't signal event handlers in that case
897 if (target
->state
!= TARGET_HALTED
)
900 /* if target was running, signal that we halted
901 * otherwise we reentered from debug execution */
902 if (previous_state
== TARGET_RUNNING
)
903 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
905 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_HALTED
);
911 static int xscale_debug_entry(struct target
*target
)
913 struct xscale_common
*xscale
= target_to_xscale(target
);
914 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
921 /* clear external dbg break (will be written on next DCSR read) */
922 xscale
->external_debug_break
= 0;
923 if ((retval
= xscale_read_dcsr(target
)) != ERROR_OK
)
926 /* get r0, pc, r1 to r7 and cpsr */
927 if ((retval
= xscale_receive(target
, buffer
, 10)) != ERROR_OK
)
930 /* move r0 from buffer to register cache */
931 buf_set_u32(armv4_5
->core_cache
->reg_list
[0].value
, 0, 32, buffer
[0]);
932 armv4_5
->core_cache
->reg_list
[0].dirty
= 1;
933 armv4_5
->core_cache
->reg_list
[0].valid
= 1;
934 LOG_DEBUG("r0: 0x%8.8" PRIx32
"", buffer
[0]);
936 /* move pc from buffer to register cache */
937 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, buffer
[1]);
938 armv4_5
->core_cache
->reg_list
[15].dirty
= 1;
939 armv4_5
->core_cache
->reg_list
[15].valid
= 1;
940 LOG_DEBUG("pc: 0x%8.8" PRIx32
"", buffer
[1]);
942 /* move data from buffer to register cache */
943 for (i
= 1; i
<= 7; i
++)
945 buf_set_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32, buffer
[1 + i
]);
946 armv4_5
->core_cache
->reg_list
[i
].dirty
= 1;
947 armv4_5
->core_cache
->reg_list
[i
].valid
= 1;
948 LOG_DEBUG("r%i: 0x%8.8" PRIx32
"", i
, buffer
[i
+ 1]);
951 arm_set_cpsr(armv4_5
, buffer
[9]);
952 LOG_DEBUG("cpsr: 0x%8.8" PRIx32
"", buffer
[9]);
954 if (!is_arm_mode(armv4_5
->core_mode
))
956 target
->state
= TARGET_UNKNOWN
;
957 LOG_ERROR("cpsr contains invalid mode value - communication failure");
958 return ERROR_TARGET_FAILURE
;
960 LOG_DEBUG("target entered debug state in %s mode",
961 arm_mode_name(armv4_5
->core_mode
));
963 if (buffer
[9] & 0x20)
964 armv4_5
->core_state
= ARMV4_5_STATE_THUMB
;
966 armv4_5
->core_state
= ARMV4_5_STATE_ARM
;
969 /* get banked registers, r8 to r14, and spsr if not in USR/SYS mode */
970 if ((armv4_5
->core_mode
!= ARMV4_5_MODE_USR
) && (armv4_5
->core_mode
!= ARMV4_5_MODE_SYS
))
972 xscale_receive(target
, buffer
, 8);
973 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).value
, 0, 32, buffer
[7]);
974 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).dirty
= 0;
975 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).valid
= 1;
979 /* r8 to r14, but no spsr */
980 xscale_receive(target
, buffer
, 7);
983 /* move data from buffer to register cache */
984 for (i
= 8; i
<= 14; i
++)
986 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, i
).value
, 0, 32, buffer
[i
- 8]);
987 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, i
).dirty
= 0;
988 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, i
).valid
= 1;
991 /* examine debug reason */
992 xscale_read_dcsr(target
);
993 moe
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 2, 3);
995 /* stored PC (for calculating fixup) */
996 pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1000 case 0x0: /* Processor reset */
1001 target
->debug_reason
= DBG_REASON_DBGRQ
;
1002 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_RESET
;
1005 case 0x1: /* Instruction breakpoint hit */
1006 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1007 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1010 case 0x2: /* Data breakpoint hit */
1011 target
->debug_reason
= DBG_REASON_WATCHPOINT
;
1012 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1015 case 0x3: /* BKPT instruction executed */
1016 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1017 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1020 case 0x4: /* Ext. debug event */
1021 target
->debug_reason
= DBG_REASON_DBGRQ
;
1022 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1025 case 0x5: /* Vector trap occured */
1026 target
->debug_reason
= DBG_REASON_BREAKPOINT
;
1027 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_GENERIC
;
1030 case 0x6: /* Trace buffer full break */
1031 target
->debug_reason
= DBG_REASON_DBGRQ
;
1032 xscale
->arch_debug_reason
= XSCALE_DBG_REASON_TB_FULL
;
1035 case 0x7: /* Reserved (may flag Hot-Debug support) */
1037 LOG_ERROR("Method of Entry is 'Reserved'");
1042 /* apply PC fixup */
1043 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, pc
);
1045 /* on the first debug entry, identify cache type */
1046 if (xscale
->armv4_5_mmu
.armv4_5_cache
.ctype
== -1)
1048 uint32_t cache_type_reg
;
1050 /* read cp15 cache type register */
1051 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CACHETYPE
]);
1052 cache_type_reg
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CACHETYPE
].value
, 0, 32);
1054 armv4_5_identify_cache(cache_type_reg
, &xscale
->armv4_5_mmu
.armv4_5_cache
);
1057 /* examine MMU and Cache settings */
1058 /* read cp15 control register */
1059 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
]);
1060 xscale
->cp15_control_reg
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CTRL
].value
, 0, 32);
1061 xscale
->armv4_5_mmu
.mmu_enabled
= (xscale
->cp15_control_reg
& 0x1U
) ? 1 : 0;
1062 xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= (xscale
->cp15_control_reg
& 0x4U
) ? 1 : 0;
1063 xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= (xscale
->cp15_control_reg
& 0x1000U
) ? 1 : 0;
1065 /* tracing enabled, read collected trace data */
1066 if (xscale
->trace
.buffer_enabled
)
1068 xscale_read_trace(target
);
1069 xscale
->trace
.buffer_fill
--;
1071 /* resume if we're still collecting trace data */
1072 if ((xscale
->arch_debug_reason
== XSCALE_DBG_REASON_TB_FULL
)
1073 && (xscale
->trace
.buffer_fill
> 0))
1075 xscale_resume(target
, 1, 0x0, 1, 0);
1079 xscale
->trace
.buffer_enabled
= 0;
1086 static int xscale_halt(struct target
*target
)
1088 struct xscale_common
*xscale
= target_to_xscale(target
);
1090 LOG_DEBUG("target->state: %s",
1091 target_state_name(target
));
1093 if (target
->state
== TARGET_HALTED
)
1095 LOG_DEBUG("target was already halted");
1098 else if (target
->state
== TARGET_UNKNOWN
)
1100 /* this must not happen for a xscale target */
1101 LOG_ERROR("target was in unknown state when halt was requested");
1102 return ERROR_TARGET_INVALID
;
1104 else if (target
->state
== TARGET_RESET
)
1106 LOG_DEBUG("target->state == TARGET_RESET");
1110 /* assert external dbg break */
1111 xscale
->external_debug_break
= 1;
1112 xscale_read_dcsr(target
);
1114 target
->debug_reason
= DBG_REASON_DBGRQ
;
1120 static int xscale_enable_single_step(struct target
*target
, uint32_t next_pc
)
1122 struct xscale_common
*xscale
= target_to_xscale(target
);
1123 struct reg
*ibcr0
= &xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
];
1126 if (xscale
->ibcr0_used
)
1128 struct breakpoint
*ibcr0_bp
= breakpoint_find(target
, buf_get_u32(ibcr0
->value
, 0, 32) & 0xfffffffe);
1132 xscale_unset_breakpoint(target
, ibcr0_bp
);
1136 LOG_ERROR("BUG: xscale->ibcr0_used is set, but no breakpoint with that address found");
1141 if ((retval
= xscale_set_reg_u32(ibcr0
, next_pc
| 0x1)) != ERROR_OK
)
1147 static int xscale_disable_single_step(struct target
*target
)
1149 struct xscale_common
*xscale
= target_to_xscale(target
);
1150 struct reg
*ibcr0
= &xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
];
1153 if ((retval
= xscale_set_reg_u32(ibcr0
, 0x0)) != ERROR_OK
)
1159 static void xscale_enable_watchpoints(struct target
*target
)
1161 struct watchpoint
*watchpoint
= target
->watchpoints
;
1165 if (watchpoint
->set
== 0)
1166 xscale_set_watchpoint(target
, watchpoint
);
1167 watchpoint
= watchpoint
->next
;
1171 static void xscale_enable_breakpoints(struct target
*target
)
1173 struct breakpoint
*breakpoint
= target
->breakpoints
;
1175 /* set any pending breakpoints */
1178 if (breakpoint
->set
== 0)
1179 xscale_set_breakpoint(target
, breakpoint
);
1180 breakpoint
= breakpoint
->next
;
1184 static int xscale_resume(struct target
*target
, int current
,
1185 uint32_t address
, int handle_breakpoints
, int debug_execution
)
1187 struct xscale_common
*xscale
= target_to_xscale(target
);
1188 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
1189 struct breakpoint
*breakpoint
= target
->breakpoints
;
1190 uint32_t current_pc
;
1196 if (target
->state
!= TARGET_HALTED
)
1198 LOG_WARNING("target not halted");
1199 return ERROR_TARGET_NOT_HALTED
;
1202 if (!debug_execution
)
1204 target_free_all_working_areas(target
);
1207 /* update vector tables */
1208 if ((retval
= xscale_update_vectors(target
)) != ERROR_OK
)
1211 /* current = 1: continue on current pc, otherwise continue at <address> */
1213 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, address
);
1215 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1217 /* if we're at the reset vector, we have to simulate the branch */
1218 if (current_pc
== 0x0)
1220 arm_simulate_step(target
, NULL
);
1221 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1224 /* the front-end may request us not to handle breakpoints */
1225 if (handle_breakpoints
)
1227 if ((breakpoint
= breakpoint_find(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32))))
1231 /* there's a breakpoint at the current PC, we have to step over it */
1232 LOG_DEBUG("unset breakpoint at 0x%8.8" PRIx32
"", breakpoint
->address
);
1233 xscale_unset_breakpoint(target
, breakpoint
);
1235 /* calculate PC of next instruction */
1236 if ((retval
= arm_simulate_step(target
, &next_pc
)) != ERROR_OK
)
1238 uint32_t current_opcode
;
1239 target_read_u32(target
, current_pc
, ¤t_opcode
);
1240 LOG_ERROR("BUG: couldn't calculate PC of next instruction, current opcode was 0x%8.8" PRIx32
"", current_opcode
);
1243 LOG_DEBUG("enable single-step");
1244 xscale_enable_single_step(target
, next_pc
);
1246 /* restore banked registers */
1247 xscale_restore_context(target
);
1249 /* send resume request (command 0x30 or 0x31)
1250 * clean the trace buffer if it is to be enabled (0x62) */
1251 if (xscale
->trace
.buffer_enabled
)
1253 xscale_send_u32(target
, 0x62);
1254 xscale_send_u32(target
, 0x31);
1257 xscale_send_u32(target
, 0x30);
1260 xscale_send_u32(target
,
1261 buf_get_u32(armv4_5
->cpsr
->value
, 0, 32));
1262 LOG_DEBUG("writing cpsr with value 0x%8.8" PRIx32
,
1263 buf_get_u32(armv4_5
->cpsr
->value
, 0, 32));
1265 for (i
= 7; i
>= 0; i
--)
1268 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1269 LOG_DEBUG("writing r%i with value 0x%8.8" PRIx32
"", i
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1273 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1274 LOG_DEBUG("writing PC with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1276 /* wait for and process debug entry */
1277 xscale_debug_entry(target
);
1279 LOG_DEBUG("disable single-step");
1280 xscale_disable_single_step(target
);
1282 LOG_DEBUG("set breakpoint at 0x%8.8" PRIx32
"", breakpoint
->address
);
1283 xscale_set_breakpoint(target
, breakpoint
);
1287 /* enable any pending breakpoints and watchpoints */
1288 xscale_enable_breakpoints(target
);
1289 xscale_enable_watchpoints(target
);
1291 /* restore banked registers */
1292 xscale_restore_context(target
);
1294 /* send resume request (command 0x30 or 0x31)
1295 * clean the trace buffer if it is to be enabled (0x62) */
1296 if (xscale
->trace
.buffer_enabled
)
1298 xscale_send_u32(target
, 0x62);
1299 xscale_send_u32(target
, 0x31);
1302 xscale_send_u32(target
, 0x30);
1305 xscale_send_u32(target
, buf_get_u32(armv4_5
->cpsr
->value
, 0, 32));
1306 LOG_DEBUG("writing cpsr with value 0x%8.8" PRIx32
,
1307 buf_get_u32(armv4_5
->cpsr
->value
, 0, 32));
1309 for (i
= 7; i
>= 0; i
--)
1312 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1313 LOG_DEBUG("writing r%i with value 0x%8.8" PRIx32
"", i
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1317 xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1318 LOG_DEBUG("writing PC with value 0x%8.8" PRIx32
"", buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1320 target
->debug_reason
= DBG_REASON_NOTHALTED
;
1322 if (!debug_execution
)
1324 /* registers are now invalid */
1325 register_cache_invalidate(armv4_5
->core_cache
);
1326 target
->state
= TARGET_RUNNING
;
1327 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
1331 target
->state
= TARGET_DEBUG_RUNNING
;
1332 target_call_event_callbacks(target
, TARGET_EVENT_DEBUG_RESUMED
);
1335 LOG_DEBUG("target resumed");
1340 static int xscale_step_inner(struct target
*target
, int current
,
1341 uint32_t address
, int handle_breakpoints
)
1343 struct xscale_common
*xscale
= target_to_xscale(target
);
1344 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
1349 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
1351 /* calculate PC of next instruction */
1352 if ((retval
= arm_simulate_step(target
, &next_pc
)) != ERROR_OK
)
1354 uint32_t current_opcode
, current_pc
;
1355 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1357 target_read_u32(target
, current_pc
, ¤t_opcode
);
1358 LOG_ERROR("BUG: couldn't calculate PC of next instruction, current opcode was 0x%8.8" PRIx32
"", current_opcode
);
1362 LOG_DEBUG("enable single-step");
1363 if ((retval
= xscale_enable_single_step(target
, next_pc
)) != ERROR_OK
)
1366 /* restore banked registers */
1367 if ((retval
= xscale_restore_context(target
)) != ERROR_OK
)
1370 /* send resume request (command 0x30 or 0x31)
1371 * clean the trace buffer if it is to be enabled (0x62) */
1372 if (xscale
->trace
.buffer_enabled
)
1374 if ((retval
= xscale_send_u32(target
, 0x62)) != ERROR_OK
)
1376 if ((retval
= xscale_send_u32(target
, 0x31)) != ERROR_OK
)
1380 if ((retval
= xscale_send_u32(target
, 0x30)) != ERROR_OK
)
1384 retval
= xscale_send_u32(target
,
1385 buf_get_u32(armv4_5
->cpsr
->value
, 0, 32));
1386 if (retval
!= ERROR_OK
)
1388 LOG_DEBUG("writing cpsr with value 0x%8.8" PRIx32
,
1389 buf_get_u32(armv4_5
->cpsr
->value
, 0, 32));
1391 for (i
= 7; i
>= 0; i
--)
1394 if ((retval
= xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32))) != ERROR_OK
)
1396 LOG_DEBUG("writing r%i with value 0x%8.8" PRIx32
"", i
, buf_get_u32(armv4_5
->core_cache
->reg_list
[i
].value
, 0, 32));
1400 if ((retval
= xscale_send_u32(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32))) != ERROR_OK
)
1402 LOG_DEBUG("writing PC with value 0x%8.8" PRIx32
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32));
1404 target_call_event_callbacks(target
, TARGET_EVENT_RESUMED
);
1406 /* registers are now invalid */
1407 register_cache_invalidate(armv4_5
->core_cache
);
1409 /* wait for and process debug entry */
1410 if ((retval
= xscale_debug_entry(target
)) != ERROR_OK
)
1413 LOG_DEBUG("disable single-step");
1414 if ((retval
= xscale_disable_single_step(target
)) != ERROR_OK
)
1417 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
1422 static int xscale_step(struct target
*target
, int current
,
1423 uint32_t address
, int handle_breakpoints
)
1425 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
1426 struct breakpoint
*breakpoint
= target
->breakpoints
;
1428 uint32_t current_pc
;
1431 if (target
->state
!= TARGET_HALTED
)
1433 LOG_WARNING("target not halted");
1434 return ERROR_TARGET_NOT_HALTED
;
1437 /* current = 1: continue on current pc, otherwise continue at <address> */
1439 buf_set_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32, address
);
1441 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1443 /* if we're at the reset vector, we have to simulate the step */
1444 if (current_pc
== 0x0)
1446 if ((retval
= arm_simulate_step(target
, NULL
)) != ERROR_OK
)
1448 current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
1450 target
->debug_reason
= DBG_REASON_SINGLESTEP
;
1451 target_call_event_callbacks(target
, TARGET_EVENT_HALTED
);
1456 /* the front-end may request us not to handle breakpoints */
1457 if (handle_breakpoints
)
1458 if ((breakpoint
= breakpoint_find(target
, buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32))))
1460 if ((retval
= xscale_unset_breakpoint(target
, breakpoint
)) != ERROR_OK
)
1464 retval
= xscale_step_inner(target
, current
, address
, handle_breakpoints
);
1468 xscale_set_breakpoint(target
, breakpoint
);
1471 LOG_DEBUG("target stepped");
1477 static int xscale_assert_reset(struct target
*target
)
1479 struct xscale_common
*xscale
= target_to_xscale(target
);
1481 LOG_DEBUG("target->state: %s",
1482 target_state_name(target
));
1484 /* select DCSR instruction (set endstate to R-T-I to ensure we don't
1485 * end up in T-L-R, which would reset JTAG
1487 jtag_set_end_state(TAP_IDLE
);
1488 xscale_jtag_set_instr(target
->tap
, XSCALE_SELDCSR
);
1490 /* set Hold reset, Halt mode and Trap Reset */
1491 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 30, 1, 0x1);
1492 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 1, 0x1);
1493 xscale_write_dcsr(target
, 1, 0);
1495 /* select BYPASS, because having DCSR selected caused problems on the PXA27x */
1496 xscale_jtag_set_instr(target
->tap
, 0x7f);
1497 jtag_execute_queue();
1500 jtag_add_reset(0, 1);
1502 /* sleep 1ms, to be sure we fulfill any requirements */
1503 jtag_add_sleep(1000);
1504 jtag_execute_queue();
1506 target
->state
= TARGET_RESET
;
1508 if (target
->reset_halt
)
1511 if ((retval
= target_halt(target
)) != ERROR_OK
)
1518 static int xscale_deassert_reset(struct target
*target
)
1520 struct xscale_common
*xscale
= target_to_xscale(target
);
1521 struct breakpoint
*breakpoint
= target
->breakpoints
;
1525 xscale
->ibcr_available
= 2;
1526 xscale
->ibcr0_used
= 0;
1527 xscale
->ibcr1_used
= 0;
1529 xscale
->dbr_available
= 2;
1530 xscale
->dbr0_used
= 0;
1531 xscale
->dbr1_used
= 0;
1533 /* mark all hardware breakpoints as unset */
1536 if (breakpoint
->type
== BKPT_HARD
)
1538 breakpoint
->set
= 0;
1540 breakpoint
= breakpoint
->next
;
1543 register_cache_invalidate(xscale
->armv4_5_common
.core_cache
);
1545 /* FIXME mark hardware watchpoints got unset too. Also,
1546 * at least some of the XScale registers are invalid...
1550 * REVISIT: *assumes* we had a SRST+TRST reset so the mini-icache
1551 * contents got invalidated. Safer to force that, so writing new
1552 * contents can't ever fail..
1557 const uint8_t *buffer
= xscale_debug_handler
;
1561 jtag_add_reset(0, 0);
1563 /* wait 300ms; 150 and 100ms were not enough */
1564 jtag_add_sleep(300*1000);
1566 jtag_add_runtest(2030, jtag_set_end_state(TAP_IDLE
));
1567 jtag_execute_queue();
1569 /* set Hold reset, Halt mode and Trap Reset */
1570 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 30, 1, 0x1);
1571 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 1, 0x1);
1572 xscale_write_dcsr(target
, 1, 0);
1574 /* Load the debug handler into the mini-icache. Since
1575 * it's using halt mode (not monitor mode), it runs in
1576 * "Special Debug State" for access to registers, memory,
1577 * coprocessors, trace data, etc.
1579 address
= xscale
->handler_address
;
1580 for (unsigned binary_size
= sizeof xscale_debug_handler
- 1;
1582 binary_size
-= buf_cnt
, buffer
+= buf_cnt
)
1584 uint32_t cache_line
[8];
1587 buf_cnt
= binary_size
;
1591 for (i
= 0; i
< buf_cnt
; i
+= 4)
1593 /* convert LE buffer to host-endian uint32_t */
1594 cache_line
[i
/ 4] = le_to_h_u32(&buffer
[i
]);
1597 for (; i
< 32; i
+= 4)
1599 cache_line
[i
/ 4] = 0xe1a08008;
1602 /* only load addresses other than the reset vectors */
1603 if ((address
% 0x400) != 0x0)
1605 retval
= xscale_load_ic(target
, address
,
1607 if (retval
!= ERROR_OK
)
1614 retval
= xscale_load_ic(target
, 0x0,
1615 xscale
->low_vectors
);
1616 if (retval
!= ERROR_OK
)
1618 retval
= xscale_load_ic(target
, 0xffff0000,
1619 xscale
->high_vectors
);
1620 if (retval
!= ERROR_OK
)
1623 jtag_add_runtest(30, jtag_set_end_state(TAP_IDLE
));
1625 jtag_add_sleep(100000);
1627 /* set Hold reset, Halt mode and Trap Reset */
1628 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 30, 1, 0x1);
1629 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 1, 0x1);
1630 xscale_write_dcsr(target
, 1, 0);
1632 /* clear Hold reset to let the target run (should enter debug handler) */
1633 xscale_write_dcsr(target
, 0, 1);
1634 target
->state
= TARGET_RUNNING
;
1636 if (!target
->reset_halt
)
1638 jtag_add_sleep(10000);
1640 /* we should have entered debug now */
1641 xscale_debug_entry(target
);
1642 target
->state
= TARGET_HALTED
;
1644 /* resume the target */
1645 xscale_resume(target
, 1, 0x0, 1, 0);
1652 static int xscale_read_core_reg(struct target
*target
, struct reg
*r
,
1653 int num
, enum armv4_5_mode mode
)
1655 /** \todo add debug handler support for core register reads */
1656 LOG_ERROR("not implemented");
1660 static int xscale_write_core_reg(struct target
*target
, struct reg
*r
,
1661 int num
, enum armv4_5_mode mode
, uint32_t value
)
1663 /** \todo add debug handler support for core register writes */
1664 LOG_ERROR("not implemented");
1668 static int xscale_full_context(struct target
*target
)
1670 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
1678 if (target
->state
!= TARGET_HALTED
)
1680 LOG_WARNING("target not halted");
1681 return ERROR_TARGET_NOT_HALTED
;
1684 buffer
= malloc(4 * 8);
1686 /* iterate through processor modes (FIQ, IRQ, SVC, ABT, UND and SYS)
1687 * we can't enter User mode on an XScale (unpredictable),
1688 * but User shares registers with SYS
1690 for (i
= 1; i
< 7; i
++)
1694 /* check if there are invalid registers in the current mode
1696 for (j
= 0; j
<= 16; j
++)
1698 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).valid
== 0)
1706 /* request banked registers */
1707 xscale_send_u32(target
, 0x0);
1710 tmp_cpsr
|= armv4_5_number_to_mode(i
);
1711 tmp_cpsr
|= 0xc0; /* I/F bits */
1713 /* send CPSR for desired mode */
1714 xscale_send_u32(target
, tmp_cpsr
);
1716 /* get banked registers, r8 to r14, and spsr if not in USR/SYS mode */
1717 if ((armv4_5_number_to_mode(i
) != ARMV4_5_MODE_USR
) && (armv4_5_number_to_mode(i
) != ARMV4_5_MODE_SYS
))
1719 xscale_receive(target
, buffer
, 8);
1720 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).value
, 0, 32, buffer
[7]);
1721 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).dirty
= 0;
1722 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).valid
= 1;
1726 xscale_receive(target
, buffer
, 7);
1729 /* move data from buffer to register cache */
1730 for (j
= 8; j
<= 14; j
++)
1732 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).value
, 0, 32, buffer
[j
- 8]);
1733 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).dirty
= 0;
1734 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).valid
= 1;
1744 static int xscale_restore_context(struct target
*target
)
1746 struct armv4_5_common_s
*armv4_5
= target_to_armv4_5(target
);
1750 if (target
->state
!= TARGET_HALTED
)
1752 LOG_WARNING("target not halted");
1753 return ERROR_TARGET_NOT_HALTED
;
1756 /* iterate through processor modes (FIQ, IRQ, SVC, ABT, UND and SYS)
1757 * we can't enter User mode on an XScale (unpredictable),
1758 * but User shares registers with SYS
1760 for (i
= 1; i
< 7; i
++)
1764 /* check if there are invalid registers in the current mode
1766 for (j
= 8; j
<= 14; j
++)
1768 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).dirty
== 1)
1772 /* if not USR/SYS, check if the SPSR needs to be written */
1773 if ((armv4_5_number_to_mode(i
) != ARMV4_5_MODE_USR
) && (armv4_5_number_to_mode(i
) != ARMV4_5_MODE_SYS
))
1775 if (ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).dirty
== 1)
1783 /* send banked registers */
1784 xscale_send_u32(target
, 0x1);
1787 tmp_cpsr
|= armv4_5_number_to_mode(i
);
1788 tmp_cpsr
|= 0xc0; /* I/F bits */
1790 /* send CPSR for desired mode */
1791 xscale_send_u32(target
, tmp_cpsr
);
1793 /* send banked registers, r8 to r14, and spsr if not in USR/SYS mode */
1794 for (j
= 8; j
<= 14; j
++)
1796 xscale_send_u32(target
, buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, j
).value
, 0, 32));
1797 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), j
).dirty
= 0;
1800 if ((armv4_5_number_to_mode(i
) != ARMV4_5_MODE_USR
) && (armv4_5_number_to_mode(i
) != ARMV4_5_MODE_SYS
))
1802 xscale_send_u32(target
, buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5
->core_mode
, 16).value
, 0, 32));
1803 ARMV4_5_CORE_REG_MODE(armv4_5
->core_cache
, armv4_5_number_to_mode(i
), 16).dirty
= 0;
1811 static int xscale_read_memory(struct target
*target
, uint32_t address
,
1812 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1814 struct xscale_common
*xscale
= target_to_xscale(target
);
1819 LOG_DEBUG("address: 0x%8.8" PRIx32
", size: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
, address
, size
, count
);
1821 if (target
->state
!= TARGET_HALTED
)
1823 LOG_WARNING("target not halted");
1824 return ERROR_TARGET_NOT_HALTED
;
1827 /* sanitize arguments */
1828 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
1829 return ERROR_INVALID_ARGUMENTS
;
1831 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
1832 return ERROR_TARGET_UNALIGNED_ACCESS
;
1834 /* send memory read request (command 0x1n, n: access size) */
1835 if ((retval
= xscale_send_u32(target
, 0x10 | size
)) != ERROR_OK
)
1838 /* send base address for read request */
1839 if ((retval
= xscale_send_u32(target
, address
)) != ERROR_OK
)
1842 /* send number of requested data words */
1843 if ((retval
= xscale_send_u32(target
, count
)) != ERROR_OK
)
1846 /* receive data from target (count times 32-bit words in host endianness) */
1847 buf32
= malloc(4 * count
);
1848 if ((retval
= xscale_receive(target
, buf32
, count
)) != ERROR_OK
)
1851 /* extract data from host-endian buffer into byte stream */
1852 for (i
= 0; i
< count
; i
++)
1857 target_buffer_set_u32(target
, buffer
, buf32
[i
]);
1861 target_buffer_set_u16(target
, buffer
, buf32
[i
] & 0xffff);
1865 *buffer
++ = buf32
[i
] & 0xff;
1868 LOG_ERROR("invalid read size");
1869 return ERROR_INVALID_ARGUMENTS
;
1875 /* examine DCSR, to see if Sticky Abort (SA) got set */
1876 if ((retval
= xscale_read_dcsr(target
)) != ERROR_OK
)
1878 if (buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 5, 1) == 1)
1881 if ((retval
= xscale_send_u32(target
, 0x60)) != ERROR_OK
)
1884 return ERROR_TARGET_DATA_ABORT
;
1890 static int xscale_write_memory(struct target
*target
, uint32_t address
,
1891 uint32_t size
, uint32_t count
, uint8_t *buffer
)
1893 struct xscale_common
*xscale
= target_to_xscale(target
);
1896 LOG_DEBUG("address: 0x%8.8" PRIx32
", size: 0x%8.8" PRIx32
", count: 0x%8.8" PRIx32
, address
, size
, count
);
1898 if (target
->state
!= TARGET_HALTED
)
1900 LOG_WARNING("target not halted");
1901 return ERROR_TARGET_NOT_HALTED
;
1904 /* sanitize arguments */
1905 if (((size
!= 4) && (size
!= 2) && (size
!= 1)) || (count
== 0) || !(buffer
))
1906 return ERROR_INVALID_ARGUMENTS
;
1908 if (((size
== 4) && (address
& 0x3u
)) || ((size
== 2) && (address
& 0x1u
)))
1909 return ERROR_TARGET_UNALIGNED_ACCESS
;
1911 /* send memory write request (command 0x2n, n: access size) */
1912 if ((retval
= xscale_send_u32(target
, 0x20 | size
)) != ERROR_OK
)
1915 /* send base address for read request */
1916 if ((retval
= xscale_send_u32(target
, address
)) != ERROR_OK
)
1919 /* send number of requested data words to be written*/
1920 if ((retval
= xscale_send_u32(target
, count
)) != ERROR_OK
)
1923 /* extract data from host-endian buffer into byte stream */
1925 for (i
= 0; i
< count
; i
++)
1930 value
= target_buffer_get_u32(target
, buffer
);
1931 xscale_send_u32(target
, value
);
1935 value
= target_buffer_get_u16(target
, buffer
);
1936 xscale_send_u32(target
, value
);
1941 xscale_send_u32(target
, value
);
1945 LOG_ERROR("should never get here");
1950 if ((retval
= xscale_send(target
, buffer
, count
, size
)) != ERROR_OK
)
1953 /* examine DCSR, to see if Sticky Abort (SA) got set */
1954 if ((retval
= xscale_read_dcsr(target
)) != ERROR_OK
)
1956 if (buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 5, 1) == 1)
1959 if ((retval
= xscale_send_u32(target
, 0x60)) != ERROR_OK
)
1962 return ERROR_TARGET_DATA_ABORT
;
1968 static int xscale_bulk_write_memory(struct target
*target
, uint32_t address
,
1969 uint32_t count
, uint8_t *buffer
)
1971 return xscale_write_memory(target
, address
, 4, count
, buffer
);
1974 static uint32_t xscale_get_ttb(struct target
*target
)
1976 struct xscale_common
*xscale
= target_to_xscale(target
);
1979 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_TTB
]);
1980 ttb
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_TTB
].value
, 0, 32);
1985 static void xscale_disable_mmu_caches(struct target
*target
, int mmu
,
1986 int d_u_cache
, int i_cache
)
1988 struct xscale_common
*xscale
= target_to_xscale(target
);
1989 uint32_t cp15_control
;
1991 /* read cp15 control register */
1992 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
]);
1993 cp15_control
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CTRL
].value
, 0, 32);
1996 cp15_control
&= ~0x1U
;
2001 xscale_send_u32(target
, 0x50);
2002 xscale_send_u32(target
, xscale
->cache_clean_address
);
2004 /* invalidate DCache */
2005 xscale_send_u32(target
, 0x51);
2007 cp15_control
&= ~0x4U
;
2012 /* invalidate ICache */
2013 xscale_send_u32(target
, 0x52);
2014 cp15_control
&= ~0x1000U
;
2017 /* write new cp15 control register */
2018 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
], cp15_control
);
2020 /* execute cpwait to ensure outstanding operations complete */
2021 xscale_send_u32(target
, 0x53);
2024 static void xscale_enable_mmu_caches(struct target
*target
, int mmu
,
2025 int d_u_cache
, int i_cache
)
2027 struct xscale_common
*xscale
= target_to_xscale(target
);
2028 uint32_t cp15_control
;
2030 /* read cp15 control register */
2031 xscale_get_reg(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
]);
2032 cp15_control
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_CTRL
].value
, 0, 32);
2035 cp15_control
|= 0x1U
;
2038 cp15_control
|= 0x4U
;
2041 cp15_control
|= 0x1000U
;
2043 /* write new cp15 control register */
2044 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_CTRL
], cp15_control
);
2046 /* execute cpwait to ensure outstanding operations complete */
2047 xscale_send_u32(target
, 0x53);
2050 static int xscale_set_breakpoint(struct target
*target
,
2051 struct breakpoint
*breakpoint
)
2054 struct xscale_common
*xscale
= target_to_xscale(target
);
2056 if (target
->state
!= TARGET_HALTED
)
2058 LOG_WARNING("target not halted");
2059 return ERROR_TARGET_NOT_HALTED
;
2062 if (breakpoint
->set
)
2064 LOG_WARNING("breakpoint already set");
2068 if (breakpoint
->type
== BKPT_HARD
)
2070 uint32_t value
= breakpoint
->address
| 1;
2071 if (!xscale
->ibcr0_used
)
2073 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
], value
);
2074 xscale
->ibcr0_used
= 1;
2075 breakpoint
->set
= 1; /* breakpoint set on first breakpoint register */
2077 else if (!xscale
->ibcr1_used
)
2079 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR1
], value
);
2080 xscale
->ibcr1_used
= 1;
2081 breakpoint
->set
= 2; /* breakpoint set on second breakpoint register */
2085 LOG_ERROR("BUG: no hardware comparator available");
2089 else if (breakpoint
->type
== BKPT_SOFT
)
2091 if (breakpoint
->length
== 4)
2093 /* keep the original instruction in target endianness */
2094 if ((retval
= target_read_memory(target
, breakpoint
->address
, 4, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2098 /* write the original instruction in target endianness (arm7_9->arm_bkpt is host endian) */
2099 if ((retval
= target_write_u32(target
, breakpoint
->address
, xscale
->arm_bkpt
)) != ERROR_OK
)
2106 /* keep the original instruction in target endianness */
2107 if ((retval
= target_read_memory(target
, breakpoint
->address
, 2, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2111 /* write the original instruction in target endianness (arm7_9->arm_bkpt is host endian) */
2112 if ((retval
= target_write_u32(target
, breakpoint
->address
, xscale
->thumb_bkpt
)) != ERROR_OK
)
2117 breakpoint
->set
= 1;
2123 static int xscale_add_breakpoint(struct target
*target
,
2124 struct breakpoint
*breakpoint
)
2126 struct xscale_common
*xscale
= target_to_xscale(target
);
2128 if (target
->state
!= TARGET_HALTED
)
2130 LOG_WARNING("target not halted");
2131 return ERROR_TARGET_NOT_HALTED
;
2134 if ((breakpoint
->type
== BKPT_HARD
) && (xscale
->ibcr_available
< 1))
2136 LOG_INFO("no breakpoint unit available for hardware breakpoint");
2137 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2140 if ((breakpoint
->length
!= 2) && (breakpoint
->length
!= 4))
2142 LOG_INFO("only breakpoints of two (Thumb) or four (ARM) bytes length supported");
2143 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2146 if (breakpoint
->type
== BKPT_HARD
)
2148 xscale
->ibcr_available
--;
2154 static int xscale_unset_breakpoint(struct target
*target
,
2155 struct breakpoint
*breakpoint
)
2158 struct xscale_common
*xscale
= target_to_xscale(target
);
2160 if (target
->state
!= TARGET_HALTED
)
2162 LOG_WARNING("target not halted");
2163 return ERROR_TARGET_NOT_HALTED
;
2166 if (!breakpoint
->set
)
2168 LOG_WARNING("breakpoint not set");
2172 if (breakpoint
->type
== BKPT_HARD
)
2174 if (breakpoint
->set
== 1)
2176 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR0
], 0x0);
2177 xscale
->ibcr0_used
= 0;
2179 else if (breakpoint
->set
== 2)
2181 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_IBCR1
], 0x0);
2182 xscale
->ibcr1_used
= 0;
2184 breakpoint
->set
= 0;
2188 /* restore original instruction (kept in target endianness) */
2189 if (breakpoint
->length
== 4)
2191 if ((retval
= target_write_memory(target
, breakpoint
->address
, 4, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2198 if ((retval
= target_write_memory(target
, breakpoint
->address
, 2, 1, breakpoint
->orig_instr
)) != ERROR_OK
)
2203 breakpoint
->set
= 0;
2209 static int xscale_remove_breakpoint(struct target
*target
, struct breakpoint
*breakpoint
)
2211 struct xscale_common
*xscale
= target_to_xscale(target
);
2213 if (target
->state
!= TARGET_HALTED
)
2215 LOG_WARNING("target not halted");
2216 return ERROR_TARGET_NOT_HALTED
;
2219 if (breakpoint
->set
)
2221 xscale_unset_breakpoint(target
, breakpoint
);
2224 if (breakpoint
->type
== BKPT_HARD
)
2225 xscale
->ibcr_available
++;
2230 static int xscale_set_watchpoint(struct target
*target
,
2231 struct watchpoint
*watchpoint
)
2233 struct xscale_common
*xscale
= target_to_xscale(target
);
2235 struct reg
*dbcon
= &xscale
->reg_cache
->reg_list
[XSCALE_DBCON
];
2236 uint32_t dbcon_value
= buf_get_u32(dbcon
->value
, 0, 32);
2238 if (target
->state
!= TARGET_HALTED
)
2240 LOG_WARNING("target not halted");
2241 return ERROR_TARGET_NOT_HALTED
;
2244 xscale_get_reg(dbcon
);
2246 switch (watchpoint
->rw
)
2258 LOG_ERROR("BUG: watchpoint->rw neither read, write nor access");
2261 if (!xscale
->dbr0_used
)
2263 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_DBR0
], watchpoint
->address
);
2264 dbcon_value
|= enable
;
2265 xscale_set_reg_u32(dbcon
, dbcon_value
);
2266 watchpoint
->set
= 1;
2267 xscale
->dbr0_used
= 1;
2269 else if (!xscale
->dbr1_used
)
2271 xscale_set_reg_u32(&xscale
->reg_cache
->reg_list
[XSCALE_DBR1
], watchpoint
->address
);
2272 dbcon_value
|= enable
<< 2;
2273 xscale_set_reg_u32(dbcon
, dbcon_value
);
2274 watchpoint
->set
= 2;
2275 xscale
->dbr1_used
= 1;
2279 LOG_ERROR("BUG: no hardware comparator available");
2286 static int xscale_add_watchpoint(struct target
*target
,
2287 struct watchpoint
*watchpoint
)
2289 struct xscale_common
*xscale
= target_to_xscale(target
);
2291 if (target
->state
!= TARGET_HALTED
)
2293 LOG_WARNING("target not halted");
2294 return ERROR_TARGET_NOT_HALTED
;
2297 if (xscale
->dbr_available
< 1)
2299 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2302 if ((watchpoint
->length
!= 1) && (watchpoint
->length
!= 2) && (watchpoint
->length
!= 4))
2304 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
2307 xscale
->dbr_available
--;
2312 static int xscale_unset_watchpoint(struct target
*target
,
2313 struct watchpoint
*watchpoint
)
2315 struct xscale_common
*xscale
= target_to_xscale(target
);
2316 struct reg
*dbcon
= &xscale
->reg_cache
->reg_list
[XSCALE_DBCON
];
2317 uint32_t dbcon_value
= buf_get_u32(dbcon
->value
, 0, 32);
2319 if (target
->state
!= TARGET_HALTED
)
2321 LOG_WARNING("target not halted");
2322 return ERROR_TARGET_NOT_HALTED
;
2325 if (!watchpoint
->set
)
2327 LOG_WARNING("breakpoint not set");
2331 if (watchpoint
->set
== 1)
2333 dbcon_value
&= ~0x3;
2334 xscale_set_reg_u32(dbcon
, dbcon_value
);
2335 xscale
->dbr0_used
= 0;
2337 else if (watchpoint
->set
== 2)
2339 dbcon_value
&= ~0xc;
2340 xscale_set_reg_u32(dbcon
, dbcon_value
);
2341 xscale
->dbr1_used
= 0;
2343 watchpoint
->set
= 0;
2348 static int xscale_remove_watchpoint(struct target
*target
, struct watchpoint
*watchpoint
)
2350 struct xscale_common
*xscale
= target_to_xscale(target
);
2352 if (target
->state
!= TARGET_HALTED
)
2354 LOG_WARNING("target not halted");
2355 return ERROR_TARGET_NOT_HALTED
;
2358 if (watchpoint
->set
)
2360 xscale_unset_watchpoint(target
, watchpoint
);
2363 xscale
->dbr_available
++;
2368 static int xscale_get_reg(struct reg
*reg
)
2370 struct xscale_reg
*arch_info
= reg
->arch_info
;
2371 struct target
*target
= arch_info
->target
;
2372 struct xscale_common
*xscale
= target_to_xscale(target
);
2374 /* DCSR, TX and RX are accessible via JTAG */
2375 if (strcmp(reg
->name
, "XSCALE_DCSR") == 0)
2377 return xscale_read_dcsr(arch_info
->target
);
2379 else if (strcmp(reg
->name
, "XSCALE_TX") == 0)
2381 /* 1 = consume register content */
2382 return xscale_read_tx(arch_info
->target
, 1);
2384 else if (strcmp(reg
->name
, "XSCALE_RX") == 0)
2386 /* can't read from RX register (host -> debug handler) */
2389 else if (strcmp(reg
->name
, "XSCALE_TXRXCTRL") == 0)
2391 /* can't (explicitly) read from TXRXCTRL register */
2394 else /* Other DBG registers have to be transfered by the debug handler */
2396 /* send CP read request (command 0x40) */
2397 xscale_send_u32(target
, 0x40);
2399 /* send CP register number */
2400 xscale_send_u32(target
, arch_info
->dbg_handler_number
);
2402 /* read register value */
2403 xscale_read_tx(target
, 1);
2404 buf_cpy(xscale
->reg_cache
->reg_list
[XSCALE_TX
].value
, reg
->value
, 32);
2413 static int xscale_set_reg(struct reg
*reg
, uint8_t* buf
)
2415 struct xscale_reg
*arch_info
= reg
->arch_info
;
2416 struct target
*target
= arch_info
->target
;
2417 struct xscale_common
*xscale
= target_to_xscale(target
);
2418 uint32_t value
= buf_get_u32(buf
, 0, 32);
2420 /* DCSR, TX and RX are accessible via JTAG */
2421 if (strcmp(reg
->name
, "XSCALE_DCSR") == 0)
2423 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 0, 32, value
);
2424 return xscale_write_dcsr(arch_info
->target
, -1, -1);
2426 else if (strcmp(reg
->name
, "XSCALE_RX") == 0)
2428 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_RX
].value
, 0, 32, value
);
2429 return xscale_write_rx(arch_info
->target
);
2431 else if (strcmp(reg
->name
, "XSCALE_TX") == 0)
2433 /* can't write to TX register (debug-handler -> host) */
2436 else if (strcmp(reg
->name
, "XSCALE_TXRXCTRL") == 0)
2438 /* can't (explicitly) write to TXRXCTRL register */
2441 else /* Other DBG registers have to be transfered by the debug handler */
2443 /* send CP write request (command 0x41) */
2444 xscale_send_u32(target
, 0x41);
2446 /* send CP register number */
2447 xscale_send_u32(target
, arch_info
->dbg_handler_number
);
2449 /* send CP register value */
2450 xscale_send_u32(target
, value
);
2451 buf_set_u32(reg
->value
, 0, 32, value
);
2457 static int xscale_write_dcsr_sw(struct target
*target
, uint32_t value
)
2459 struct xscale_common
*xscale
= target_to_xscale(target
);
2460 struct reg
*dcsr
= &xscale
->reg_cache
->reg_list
[XSCALE_DCSR
];
2461 struct xscale_reg
*dcsr_arch_info
= dcsr
->arch_info
;
2463 /* send CP write request (command 0x41) */
2464 xscale_send_u32(target
, 0x41);
2466 /* send CP register number */
2467 xscale_send_u32(target
, dcsr_arch_info
->dbg_handler_number
);
2469 /* send CP register value */
2470 xscale_send_u32(target
, value
);
2471 buf_set_u32(dcsr
->value
, 0, 32, value
);
2476 static int xscale_read_trace(struct target
*target
)
2478 struct xscale_common
*xscale
= target_to_xscale(target
);
2479 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
2480 struct xscale_trace_data
**trace_data_p
;
2482 /* 258 words from debug handler
2483 * 256 trace buffer entries
2484 * 2 checkpoint addresses
2486 uint32_t trace_buffer
[258];
2487 int is_address
[256];
2490 if (target
->state
!= TARGET_HALTED
)
2492 LOG_WARNING("target must be stopped to read trace data");
2493 return ERROR_TARGET_NOT_HALTED
;
2496 /* send read trace buffer command (command 0x61) */
2497 xscale_send_u32(target
, 0x61);
2499 /* receive trace buffer content */
2500 xscale_receive(target
, trace_buffer
, 258);
2502 /* parse buffer backwards to identify address entries */
2503 for (i
= 255; i
>= 0; i
--)
2506 if (((trace_buffer
[i
] & 0xf0) == 0x90) ||
2507 ((trace_buffer
[i
] & 0xf0) == 0xd0))
2510 is_address
[--i
] = 1;
2512 is_address
[--i
] = 1;
2514 is_address
[--i
] = 1;
2516 is_address
[--i
] = 1;
2521 /* search first non-zero entry */
2522 for (j
= 0; (j
< 256) && (trace_buffer
[j
] == 0) && (!is_address
[j
]); j
++)
2527 LOG_DEBUG("no trace data collected");
2528 return ERROR_XSCALE_NO_TRACE_DATA
;
2531 for (trace_data_p
= &xscale
->trace
.data
; *trace_data_p
; trace_data_p
= &(*trace_data_p
)->next
)
2534 *trace_data_p
= malloc(sizeof(struct xscale_trace_data
));
2535 (*trace_data_p
)->next
= NULL
;
2536 (*trace_data_p
)->chkpt0
= trace_buffer
[256];
2537 (*trace_data_p
)->chkpt1
= trace_buffer
[257];
2538 (*trace_data_p
)->last_instruction
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
2539 (*trace_data_p
)->entries
= malloc(sizeof(struct xscale_trace_entry
) * (256 - j
));
2540 (*trace_data_p
)->depth
= 256 - j
;
2542 for (i
= j
; i
< 256; i
++)
2544 (*trace_data_p
)->entries
[i
- j
].data
= trace_buffer
[i
];
2546 (*trace_data_p
)->entries
[i
- j
].type
= XSCALE_TRACE_ADDRESS
;
2548 (*trace_data_p
)->entries
[i
- j
].type
= XSCALE_TRACE_MESSAGE
;
2554 static int xscale_read_instruction(struct target
*target
,
2555 struct arm_instruction
*instruction
)
2557 struct xscale_common
*xscale
= target_to_xscale(target
);
2564 if (!xscale
->trace
.image
)
2565 return ERROR_TRACE_IMAGE_UNAVAILABLE
;
2567 /* search for the section the current instruction belongs to */
2568 for (i
= 0; i
< xscale
->trace
.image
->num_sections
; i
++)
2570 if ((xscale
->trace
.image
->sections
[i
].base_address
<= xscale
->trace
.current_pc
) &&
2571 (xscale
->trace
.image
->sections
[i
].base_address
+ xscale
->trace
.image
->sections
[i
].size
> xscale
->trace
.current_pc
))
2580 /* current instruction couldn't be found in the image */
2581 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
2584 if (xscale
->trace
.core_state
== ARMV4_5_STATE_ARM
)
2587 if ((retval
= image_read_section(xscale
->trace
.image
, section
,
2588 xscale
->trace
.current_pc
- xscale
->trace
.image
->sections
[section
].base_address
,
2589 4, buf
, &size_read
)) != ERROR_OK
)
2591 LOG_ERROR("error while reading instruction: %i", retval
);
2592 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
2594 opcode
= target_buffer_get_u32(target
, buf
);
2595 arm_evaluate_opcode(opcode
, xscale
->trace
.current_pc
, instruction
);
2597 else if (xscale
->trace
.core_state
== ARMV4_5_STATE_THUMB
)
2600 if ((retval
= image_read_section(xscale
->trace
.image
, section
,
2601 xscale
->trace
.current_pc
- xscale
->trace
.image
->sections
[section
].base_address
,
2602 2, buf
, &size_read
)) != ERROR_OK
)
2604 LOG_ERROR("error while reading instruction: %i", retval
);
2605 return ERROR_TRACE_INSTRUCTION_UNAVAILABLE
;
2607 opcode
= target_buffer_get_u16(target
, buf
);
2608 thumb_evaluate_opcode(opcode
, xscale
->trace
.current_pc
, instruction
);
2612 LOG_ERROR("BUG: unknown core state encountered");
2619 static int xscale_branch_address(struct xscale_trace_data
*trace_data
,
2620 int i
, uint32_t *target
)
2622 /* if there are less than four entries prior to the indirect branch message
2623 * we can't extract the address */
2629 *target
= (trace_data
->entries
[i
-1].data
) | (trace_data
->entries
[i
-2].data
<< 8) |
2630 (trace_data
->entries
[i
-3].data
<< 16) | (trace_data
->entries
[i
-4].data
<< 24);
2635 static int xscale_analyze_trace(struct target
*target
, struct command_context
*cmd_ctx
)
2637 struct xscale_common
*xscale
= target_to_xscale(target
);
2639 uint32_t next_pc
= 0x0;
2640 struct xscale_trace_data
*trace_data
= xscale
->trace
.data
;
2649 xscale
->trace
.core_state
= ARMV4_5_STATE_ARM
;
2654 for (i
= 0; i
< trace_data
->depth
; i
++)
2660 if (trace_data
->entries
[i
].type
== XSCALE_TRACE_ADDRESS
)
2663 switch ((trace_data
->entries
[i
].data
& 0xf0) >> 4)
2665 case 0: /* Exceptions */
2673 exception
= (trace_data
->entries
[i
].data
& 0x70) >> 4;
2675 next_pc
= (trace_data
->entries
[i
].data
& 0xf0) >> 2;
2676 command_print(cmd_ctx
, "--- exception %i ---", (trace_data
->entries
[i
].data
& 0xf0) >> 4);
2678 case 8: /* Direct Branch */
2681 case 9: /* Indirect Branch */
2683 if (xscale_branch_address(trace_data
, i
, &next_pc
) == 0)
2688 case 13: /* Checkpointed Indirect Branch */
2689 if (xscale_branch_address(trace_data
, i
, &next_pc
) == 0)
2692 if (((chkpt
== 0) && (next_pc
!= trace_data
->chkpt0
))
2693 || ((chkpt
== 1) && (next_pc
!= trace_data
->chkpt1
)))
2694 LOG_WARNING("checkpointed indirect branch target address doesn't match checkpoint");
2696 /* explicit fall-through */
2697 case 12: /* Checkpointed Direct Branch */
2702 next_pc
= trace_data
->chkpt0
;
2705 else if (chkpt
== 1)
2708 next_pc
= trace_data
->chkpt0
;
2713 LOG_WARNING("more than two checkpointed branches encountered");
2716 case 15: /* Roll-over */
2719 default: /* Reserved */
2720 command_print(cmd_ctx
, "--- reserved trace message ---");
2721 LOG_ERROR("BUG: trace message %i is reserved", (trace_data
->entries
[i
].data
& 0xf0) >> 4);
2725 if (xscale
->trace
.pc_ok
)
2727 int executed
= (trace_data
->entries
[i
].data
& 0xf) + rollover
* 16;
2728 struct arm_instruction instruction
;
2730 if ((exception
== 6) || (exception
== 7))
2732 /* IRQ or FIQ exception, no instruction executed */
2736 while (executed
-- >= 0)
2738 if ((retval
= xscale_read_instruction(target
, &instruction
)) != ERROR_OK
)
2740 /* can't continue tracing with no image available */
2741 if (retval
== ERROR_TRACE_IMAGE_UNAVAILABLE
)
2745 else if (retval
== ERROR_TRACE_INSTRUCTION_UNAVAILABLE
)
2747 /* TODO: handle incomplete images */
2751 /* a precise abort on a load to the PC is included in the incremental
2752 * word count, other instructions causing data aborts are not included
2754 if ((executed
== 0) && (exception
== 4)
2755 && ((instruction
.type
>= ARM_LDR
) && (instruction
.type
<= ARM_LDM
)))
2757 if ((instruction
.type
== ARM_LDM
)
2758 && ((instruction
.info
.load_store_multiple
.register_list
& 0x8000) == 0))
2762 else if (((instruction
.type
>= ARM_LDR
) && (instruction
.type
<= ARM_LDRSH
))
2763 && (instruction
.info
.load_store
.Rd
!= 15))
2769 /* only the last instruction executed
2770 * (the one that caused the control flow change)
2771 * could be a taken branch
2773 if (((executed
== -1) && (branch
== 1)) &&
2774 (((instruction
.type
== ARM_B
) ||
2775 (instruction
.type
== ARM_BL
) ||
2776 (instruction
.type
== ARM_BLX
)) &&
2777 (instruction
.info
.b_bl_bx_blx
.target_address
!= 0xffffffff)))
2779 xscale
->trace
.current_pc
= instruction
.info
.b_bl_bx_blx
.target_address
;
2783 xscale
->trace
.current_pc
+= (xscale
->trace
.core_state
== ARMV4_5_STATE_ARM
) ? 4 : 2;
2785 command_print(cmd_ctx
, "%s", instruction
.text
);
2793 xscale
->trace
.current_pc
= next_pc
;
2794 xscale
->trace
.pc_ok
= 1;
2798 for (; xscale
->trace
.current_pc
< trace_data
->last_instruction
; xscale
->trace
.current_pc
+= (xscale
->trace
.core_state
== ARMV4_5_STATE_ARM
) ? 4 : 2)
2800 struct arm_instruction instruction
;
2801 if ((retval
= xscale_read_instruction(target
, &instruction
)) != ERROR_OK
)
2803 /* can't continue tracing with no image available */
2804 if (retval
== ERROR_TRACE_IMAGE_UNAVAILABLE
)
2808 else if (retval
== ERROR_TRACE_INSTRUCTION_UNAVAILABLE
)
2810 /* TODO: handle incomplete images */
2813 command_print(cmd_ctx
, "%s", instruction
.text
);
2816 trace_data
= trace_data
->next
;
2822 static const struct reg_arch_type xscale_reg_type
= {
2823 .get
= xscale_get_reg
,
2824 .set
= xscale_set_reg
,
2827 static void xscale_build_reg_cache(struct target
*target
)
2829 struct xscale_common
*xscale
= target_to_xscale(target
);
2830 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
2831 struct reg_cache
**cache_p
= register_get_last_cache_p(&target
->reg_cache
);
2832 struct xscale_reg
*arch_info
= malloc(sizeof(xscale_reg_arch_info
));
2834 int num_regs
= sizeof(xscale_reg_arch_info
) / sizeof(struct xscale_reg
);
2836 (*cache_p
) = armv4_5_build_reg_cache(target
, armv4_5
);
2838 (*cache_p
)->next
= malloc(sizeof(struct reg_cache
));
2839 cache_p
= &(*cache_p
)->next
;
2841 /* fill in values for the xscale reg cache */
2842 (*cache_p
)->name
= "XScale registers";
2843 (*cache_p
)->next
= NULL
;
2844 (*cache_p
)->reg_list
= malloc(num_regs
* sizeof(struct reg
));
2845 (*cache_p
)->num_regs
= num_regs
;
2847 for (i
= 0; i
< num_regs
; i
++)
2849 (*cache_p
)->reg_list
[i
].name
= xscale_reg_list
[i
];
2850 (*cache_p
)->reg_list
[i
].value
= calloc(4, 1);
2851 (*cache_p
)->reg_list
[i
].dirty
= 0;
2852 (*cache_p
)->reg_list
[i
].valid
= 0;
2853 (*cache_p
)->reg_list
[i
].size
= 32;
2854 (*cache_p
)->reg_list
[i
].arch_info
= &arch_info
[i
];
2855 (*cache_p
)->reg_list
[i
].type
= &xscale_reg_type
;
2856 arch_info
[i
] = xscale_reg_arch_info
[i
];
2857 arch_info
[i
].target
= target
;
2860 xscale
->reg_cache
= (*cache_p
);
2863 static int xscale_init_target(struct command_context
*cmd_ctx
,
2864 struct target
*target
)
2866 xscale_build_reg_cache(target
);
2870 static int xscale_init_arch_info(struct target
*target
,
2871 struct xscale_common
*xscale
, struct jtag_tap
*tap
, const char *variant
)
2873 struct arm
*armv4_5
;
2874 uint32_t high_reset_branch
, low_reset_branch
;
2877 armv4_5
= &xscale
->armv4_5_common
;
2879 /* store architecture specfic data (none so far) */
2880 xscale
->common_magic
= XSCALE_COMMON_MAGIC
;
2882 /* we don't really *need* variant info ... */
2886 if (strcmp(variant
, "pxa250") == 0
2887 || strcmp(variant
, "pxa255") == 0
2888 || strcmp(variant
, "pxa26x") == 0)
2890 else if (strcmp(variant
, "pxa27x") == 0
2891 || strcmp(variant
, "ixp42x") == 0
2892 || strcmp(variant
, "ixp45x") == 0
2893 || strcmp(variant
, "ixp46x") == 0)
2896 LOG_WARNING("%s: unrecognized variant %s",
2897 tap
->dotted_name
, variant
);
2899 if (ir_length
&& ir_length
!= tap
->ir_length
) {
2900 LOG_WARNING("%s: IR length for %s is %d; fixing",
2901 tap
->dotted_name
, variant
, ir_length
);
2902 tap
->ir_length
= ir_length
;
2906 /* the debug handler isn't installed (and thus not running) at this time */
2907 xscale
->handler_address
= 0xfe000800;
2909 /* clear the vectors we keep locally for reference */
2910 memset(xscale
->low_vectors
, 0, sizeof(xscale
->low_vectors
));
2911 memset(xscale
->high_vectors
, 0, sizeof(xscale
->high_vectors
));
2913 /* no user-specified vectors have been configured yet */
2914 xscale
->static_low_vectors_set
= 0x0;
2915 xscale
->static_high_vectors_set
= 0x0;
2917 /* calculate branches to debug handler */
2918 low_reset_branch
= (xscale
->handler_address
+ 0x20 - 0x0 - 0x8) >> 2;
2919 high_reset_branch
= (xscale
->handler_address
+ 0x20 - 0xffff0000 - 0x8) >> 2;
2921 xscale
->low_vectors
[0] = ARMV4_5_B((low_reset_branch
& 0xffffff), 0);
2922 xscale
->high_vectors
[0] = ARMV4_5_B((high_reset_branch
& 0xffffff), 0);
2924 for (i
= 1; i
<= 7; i
++)
2926 xscale
->low_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
2927 xscale
->high_vectors
[i
] = ARMV4_5_B(0xfffffe, 0);
2930 /* 64kB aligned region used for DCache cleaning */
2931 xscale
->cache_clean_address
= 0xfffe0000;
2933 xscale
->hold_rst
= 0;
2934 xscale
->external_debug_break
= 0;
2936 xscale
->ibcr_available
= 2;
2937 xscale
->ibcr0_used
= 0;
2938 xscale
->ibcr1_used
= 0;
2940 xscale
->dbr_available
= 2;
2941 xscale
->dbr0_used
= 0;
2942 xscale
->dbr1_used
= 0;
2944 xscale
->arm_bkpt
= ARMV5_BKPT(0x0);
2945 xscale
->thumb_bkpt
= ARMV5_T_BKPT(0x0) & 0xffff;
2947 xscale
->vector_catch
= 0x1;
2949 xscale
->trace
.capture_status
= TRACE_IDLE
;
2950 xscale
->trace
.data
= NULL
;
2951 xscale
->trace
.image
= NULL
;
2952 xscale
->trace
.buffer_enabled
= 0;
2953 xscale
->trace
.buffer_fill
= 0;
2955 /* prepare ARMv4/5 specific information */
2956 armv4_5
->arch_info
= xscale
;
2957 armv4_5
->read_core_reg
= xscale_read_core_reg
;
2958 armv4_5
->write_core_reg
= xscale_write_core_reg
;
2959 armv4_5
->full_context
= xscale_full_context
;
2961 armv4_5_init_arch_info(target
, armv4_5
);
2963 xscale
->armv4_5_mmu
.armv4_5_cache
.ctype
= -1;
2964 xscale
->armv4_5_mmu
.get_ttb
= xscale_get_ttb
;
2965 xscale
->armv4_5_mmu
.read_memory
= xscale_read_memory
;
2966 xscale
->armv4_5_mmu
.write_memory
= xscale_write_memory
;
2967 xscale
->armv4_5_mmu
.disable_mmu_caches
= xscale_disable_mmu_caches
;
2968 xscale
->armv4_5_mmu
.enable_mmu_caches
= xscale_enable_mmu_caches
;
2969 xscale
->armv4_5_mmu
.has_tiny_pages
= 1;
2970 xscale
->armv4_5_mmu
.mmu_enabled
= 0;
2975 static int xscale_target_create(struct target
*target
, Jim_Interp
*interp
)
2977 struct xscale_common
*xscale
;
2979 if (sizeof xscale_debug_handler
- 1 > 0x800) {
2980 LOG_ERROR("debug_handler.bin: larger than 2kb");
2984 xscale
= calloc(1, sizeof(*xscale
));
2988 return xscale_init_arch_info(target
, xscale
, target
->tap
,
2992 COMMAND_HANDLER(xscale_handle_debug_handler_command
)
2994 struct target
*target
= NULL
;
2995 struct xscale_common
*xscale
;
2997 uint32_t handler_address
;
3001 LOG_ERROR("'xscale debug_handler <target#> <address>' command takes two required operands");
3005 if ((target
= get_target(CMD_ARGV
[0])) == NULL
)
3007 LOG_ERROR("target '%s' not defined", CMD_ARGV
[0]);
3011 xscale
= target_to_xscale(target
);
3012 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3013 if (retval
!= ERROR_OK
)
3016 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[1], handler_address
);
3018 if (((handler_address
>= 0x800) && (handler_address
<= 0x1fef800)) ||
3019 ((handler_address
>= 0xfe000800) && (handler_address
<= 0xfffff800)))
3021 xscale
->handler_address
= handler_address
;
3025 LOG_ERROR("xscale debug_handler <address> must be between 0x800 and 0x1fef800 or between 0xfe000800 and 0xfffff800");
3032 COMMAND_HANDLER(xscale_handle_cache_clean_address_command
)
3034 struct target
*target
= NULL
;
3035 struct xscale_common
*xscale
;
3037 uint32_t cache_clean_address
;
3041 return ERROR_COMMAND_SYNTAX_ERROR
;
3044 target
= get_target(CMD_ARGV
[0]);
3047 LOG_ERROR("target '%s' not defined", CMD_ARGV
[0]);
3050 xscale
= target_to_xscale(target
);
3051 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3052 if (retval
!= ERROR_OK
)
3055 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[1], cache_clean_address
);
3057 if (cache_clean_address
& 0xffff)
3059 LOG_ERROR("xscale cache_clean_address <address> must be 64kb aligned");
3063 xscale
->cache_clean_address
= cache_clean_address
;
3069 COMMAND_HANDLER(xscale_handle_cache_info_command
)
3071 struct target
*target
= get_current_target(CMD_CTX
);
3072 struct xscale_common
*xscale
= target_to_xscale(target
);
3075 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3076 if (retval
!= ERROR_OK
)
3079 return armv4_5_handle_cache_info_command(CMD_CTX
, &xscale
->armv4_5_mmu
.armv4_5_cache
);
3082 static int xscale_virt2phys(struct target
*target
,
3083 uint32_t virtual, uint32_t *physical
)
3085 struct xscale_common
*xscale
= target_to_xscale(target
);
3091 if (xscale
->common_magic
!= XSCALE_COMMON_MAGIC
) {
3092 LOG_ERROR(xscale_not
);
3093 return ERROR_TARGET_INVALID
;
3096 uint32_t ret
= armv4_5_mmu_translate_va(target
, &xscale
->armv4_5_mmu
, virtual, &type
, &cb
, &domain
, &ap
);
3105 static int xscale_mmu(struct target
*target
, int *enabled
)
3107 struct xscale_common
*xscale
= target_to_xscale(target
);
3109 if (target
->state
!= TARGET_HALTED
)
3111 LOG_ERROR("Target not halted");
3112 return ERROR_TARGET_INVALID
;
3114 *enabled
= xscale
->armv4_5_mmu
.mmu_enabled
;
3118 COMMAND_HANDLER(xscale_handle_mmu_command
)
3120 struct target
*target
= get_current_target(CMD_CTX
);
3121 struct xscale_common
*xscale
= target_to_xscale(target
);
3124 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3125 if (retval
!= ERROR_OK
)
3128 if (target
->state
!= TARGET_HALTED
)
3130 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
3137 COMMAND_PARSE_ENABLE(CMD_ARGV
[0], enable
);
3139 xscale_enable_mmu_caches(target
, 1, 0, 0);
3141 xscale_disable_mmu_caches(target
, 1, 0, 0);
3142 xscale
->armv4_5_mmu
.mmu_enabled
= enable
;
3145 command_print(CMD_CTX
, "mmu %s", (xscale
->armv4_5_mmu
.mmu_enabled
) ? "enabled" : "disabled");
3150 COMMAND_HANDLER(xscale_handle_idcache_command
)
3152 struct target
*target
= get_current_target(CMD_CTX
);
3153 struct xscale_common
*xscale
= target_to_xscale(target
);
3155 int retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3156 if (retval
!= ERROR_OK
)
3159 if (target
->state
!= TARGET_HALTED
)
3161 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
3166 COMMAND_PARSE_BOOL(CMD_NAME
, icache
, "icache", "dcache");
3171 COMMAND_PARSE_ENABLE(CMD_ARGV
[0], enable
);
3173 xscale_enable_mmu_caches(target
, 1, 0, 0);
3175 xscale_disable_mmu_caches(target
, 1, 0, 0);
3177 xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
= enable
;
3179 xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
= enable
;
3182 bool enabled
= icache
?
3183 xscale
->armv4_5_mmu
.armv4_5_cache
.i_cache_enabled
:
3184 xscale
->armv4_5_mmu
.armv4_5_cache
.d_u_cache_enabled
;
3185 const char *msg
= enabled
? "enabled" : "disabled";
3186 command_print(CMD_CTX
, "%s %s", CMD_NAME
, msg
);
3191 COMMAND_HANDLER(xscale_handle_vector_catch_command
)
3193 struct target
*target
= get_current_target(CMD_CTX
);
3194 struct xscale_common
*xscale
= target_to_xscale(target
);
3197 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3198 if (retval
!= ERROR_OK
)
3203 command_print(CMD_CTX
, "usage: xscale vector_catch [mask]");
3207 COMMAND_PARSE_NUMBER(u8
, CMD_ARGV
[0], xscale
->vector_catch
);
3208 buf_set_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 16, 8, xscale
->vector_catch
);
3209 xscale_write_dcsr(target
, -1, -1);
3212 command_print(CMD_CTX
, "vector catch mask: 0x%2.2x", xscale
->vector_catch
);
3218 COMMAND_HANDLER(xscale_handle_vector_table_command
)
3220 struct target
*target
= get_current_target(CMD_CTX
);
3221 struct xscale_common
*xscale
= target_to_xscale(target
);
3225 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3226 if (retval
!= ERROR_OK
)
3229 if (CMD_ARGC
== 0) /* print current settings */
3233 command_print(CMD_CTX
, "active user-set static vectors:");
3234 for (idx
= 1; idx
< 8; idx
++)
3235 if (xscale
->static_low_vectors_set
& (1 << idx
))
3236 command_print(CMD_CTX
, "low %d: 0x%" PRIx32
, idx
, xscale
->static_low_vectors
[idx
]);
3237 for (idx
= 1; idx
< 8; idx
++)
3238 if (xscale
->static_high_vectors_set
& (1 << idx
))
3239 command_print(CMD_CTX
, "high %d: 0x%" PRIx32
, idx
, xscale
->static_high_vectors
[idx
]);
3248 COMMAND_PARSE_NUMBER(int, CMD_ARGV
[1], idx
);
3250 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[2], vec
);
3252 if (idx
< 1 || idx
>= 8)
3255 if (!err
&& strcmp(CMD_ARGV
[0], "low") == 0)
3257 xscale
->static_low_vectors_set
|= (1<<idx
);
3258 xscale
->static_low_vectors
[idx
] = vec
;
3260 else if (!err
&& (strcmp(CMD_ARGV
[0], "high") == 0))
3262 xscale
->static_high_vectors_set
|= (1<<idx
);
3263 xscale
->static_high_vectors
[idx
] = vec
;
3270 command_print(CMD_CTX
, "usage: xscale vector_table <high|low> <index> <code>");
3276 COMMAND_HANDLER(xscale_handle_trace_buffer_command
)
3278 struct target
*target
= get_current_target(CMD_CTX
);
3279 struct xscale_common
*xscale
= target_to_xscale(target
);
3280 struct armv4_5_common_s
*armv4_5
= &xscale
->armv4_5_common
;
3281 uint32_t dcsr_value
;
3284 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3285 if (retval
!= ERROR_OK
)
3288 if (target
->state
!= TARGET_HALTED
)
3290 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
3294 if ((CMD_ARGC
>= 1) && (strcmp("enable", CMD_ARGV
[0]) == 0))
3296 struct xscale_trace_data
*td
, *next_td
;
3297 xscale
->trace
.buffer_enabled
= 1;
3299 /* free old trace data */
3300 td
= xscale
->trace
.data
;
3310 xscale
->trace
.data
= NULL
;
3312 else if ((CMD_ARGC
>= 1) && (strcmp("disable", CMD_ARGV
[0]) == 0))
3314 xscale
->trace
.buffer_enabled
= 0;
3317 if ((CMD_ARGC
>= 2) && (strcmp("fill", CMD_ARGV
[1]) == 0))
3321 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[2], fill
);
3322 xscale
->trace
.buffer_fill
= fill
;
3324 else if ((CMD_ARGC
>= 2) && (strcmp("wrap", CMD_ARGV
[1]) == 0))
3326 xscale
->trace
.buffer_fill
= -1;
3329 if (xscale
->trace
.buffer_enabled
)
3331 /* if we enable the trace buffer in fill-once
3332 * mode we know the address of the first instruction */
3333 xscale
->trace
.pc_ok
= 1;
3334 xscale
->trace
.current_pc
= buf_get_u32(armv4_5
->core_cache
->reg_list
[15].value
, 0, 32);
3338 /* otherwise the address is unknown, and we have no known good PC */
3339 xscale
->trace
.pc_ok
= 0;
3342 command_print(CMD_CTX
, "trace buffer %s (%s)",
3343 (xscale
->trace
.buffer_enabled
) ? "enabled" : "disabled",
3344 (xscale
->trace
.buffer_fill
> 0) ? "fill" : "wrap");
3346 dcsr_value
= buf_get_u32(xscale
->reg_cache
->reg_list
[XSCALE_DCSR
].value
, 0, 32);
3347 if (xscale
->trace
.buffer_fill
>= 0)
3348 xscale_write_dcsr_sw(target
, (dcsr_value
& 0xfffffffc) | 2);
3350 xscale_write_dcsr_sw(target
, dcsr_value
& 0xfffffffc);
3355 COMMAND_HANDLER(xscale_handle_trace_image_command
)
3357 struct target
*target
= get_current_target(CMD_CTX
);
3358 struct xscale_common
*xscale
= target_to_xscale(target
);
3363 command_print(CMD_CTX
, "usage: xscale trace_image <file> [base address] [type]");
3367 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3368 if (retval
!= ERROR_OK
)
3371 if (xscale
->trace
.image
)
3373 image_close(xscale
->trace
.image
);
3374 free(xscale
->trace
.image
);
3375 command_print(CMD_CTX
, "previously loaded image found and closed");
3378 xscale
->trace
.image
= malloc(sizeof(struct image
));
3379 xscale
->trace
.image
->base_address_set
= 0;
3380 xscale
->trace
.image
->start_address_set
= 0;
3382 /* a base address isn't always necessary, default to 0x0 (i.e. don't relocate) */
3385 xscale
->trace
.image
->base_address_set
= 1;
3386 COMMAND_PARSE_NUMBER(int, CMD_ARGV
[1], xscale
->trace
.image
->base_address
);
3390 xscale
->trace
.image
->base_address_set
= 0;
3393 if (image_open(xscale
->trace
.image
, CMD_ARGV
[0], (CMD_ARGC
>= 3) ? CMD_ARGV
[2] : NULL
) != ERROR_OK
)
3395 free(xscale
->trace
.image
);
3396 xscale
->trace
.image
= NULL
;
3403 COMMAND_HANDLER(xscale_handle_dump_trace_command
)
3405 struct target
*target
= get_current_target(CMD_CTX
);
3406 struct xscale_common
*xscale
= target_to_xscale(target
);
3407 struct xscale_trace_data
*trace_data
;
3411 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3412 if (retval
!= ERROR_OK
)
3415 if (target
->state
!= TARGET_HALTED
)
3417 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
3423 command_print(CMD_CTX
, "usage: xscale dump_trace <file>");
3427 trace_data
= xscale
->trace
.data
;
3431 command_print(CMD_CTX
, "no trace data collected");
3435 if (fileio_open(&file
, CMD_ARGV
[0], FILEIO_WRITE
, FILEIO_BINARY
) != ERROR_OK
)
3444 fileio_write_u32(&file
, trace_data
->chkpt0
);
3445 fileio_write_u32(&file
, trace_data
->chkpt1
);
3446 fileio_write_u32(&file
, trace_data
->last_instruction
);
3447 fileio_write_u32(&file
, trace_data
->depth
);
3449 for (i
= 0; i
< trace_data
->depth
; i
++)
3450 fileio_write_u32(&file
, trace_data
->entries
[i
].data
| ((trace_data
->entries
[i
].type
& 0xffff) << 16));
3452 trace_data
= trace_data
->next
;
3455 fileio_close(&file
);
3460 COMMAND_HANDLER(xscale_handle_analyze_trace_buffer_command
)
3462 struct target
*target
= get_current_target(CMD_CTX
);
3463 struct xscale_common
*xscale
= target_to_xscale(target
);
3466 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3467 if (retval
!= ERROR_OK
)
3470 xscale_analyze_trace(target
, CMD_CTX
);
3475 COMMAND_HANDLER(xscale_handle_cp15
)
3477 struct target
*target
= get_current_target(CMD_CTX
);
3478 struct xscale_common
*xscale
= target_to_xscale(target
);
3481 retval
= xscale_verify_pointer(CMD_CTX
, xscale
);
3482 if (retval
!= ERROR_OK
)
3485 if (target
->state
!= TARGET_HALTED
)
3487 command_print(CMD_CTX
, "target must be stopped for \"%s\" command", CMD_NAME
);
3490 uint32_t reg_no
= 0;
3491 struct reg
*reg
= NULL
;
3494 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[0], reg_no
);
3495 /*translate from xscale cp15 register no to openocd register*/
3499 reg_no
= XSCALE_MAINID
;
3502 reg_no
= XSCALE_CTRL
;
3505 reg_no
= XSCALE_TTB
;
3508 reg_no
= XSCALE_DAC
;
3511 reg_no
= XSCALE_FSR
;
3514 reg_no
= XSCALE_FAR
;
3517 reg_no
= XSCALE_PID
;
3520 reg_no
= XSCALE_CPACCESS
;
3523 command_print(CMD_CTX
, "invalid register number");
3524 return ERROR_INVALID_ARGUMENTS
;
3526 reg
= &xscale
->reg_cache
->reg_list
[reg_no
];
3533 /* read cp15 control register */
3534 xscale_get_reg(reg
);
3535 value
= buf_get_u32(reg
->value
, 0, 32);
3536 command_print(CMD_CTX
, "%s (/%i): 0x%" PRIx32
"", reg
->name
, (int)(reg
->size
), value
);
3538 else if (CMD_ARGC
== 2)
3541 COMMAND_PARSE_NUMBER(u32
, CMD_ARGV
[1], value
);
3543 /* send CP write request (command 0x41) */
3544 xscale_send_u32(target
, 0x41);
3546 /* send CP register number */
3547 xscale_send_u32(target
, reg_no
);
3549 /* send CP register value */
3550 xscale_send_u32(target
, value
);
3552 /* execute cpwait to ensure outstanding operations complete */
3553 xscale_send_u32(target
, 0x53);
3557 command_print(CMD_CTX
, "usage: cp15 [register]<, [value]>");
3563 static int xscale_register_commands(struct command_context
*cmd_ctx
)
3565 struct command
*xscale_cmd
;
3567 xscale_cmd
= register_command(cmd_ctx
, NULL
, "xscale", NULL
, COMMAND_ANY
, "xscale specific commands");
3569 register_command(cmd_ctx
, xscale_cmd
, "debug_handler", xscale_handle_debug_handler_command
, COMMAND_ANY
, "'xscale debug_handler <target#> <address>' command takes two required operands");
3570 register_command(cmd_ctx
, xscale_cmd
, "cache_clean_address", xscale_handle_cache_clean_address_command
, COMMAND_ANY
, NULL
);
3572 register_command(cmd_ctx
, xscale_cmd
, "cache_info", xscale_handle_cache_info_command
, COMMAND_EXEC
, NULL
);
3573 register_command(cmd_ctx
, xscale_cmd
, "mmu", xscale_handle_mmu_command
, COMMAND_EXEC
, "['enable'|'disable'] the MMU");
3574 register_command(cmd_ctx
, xscale_cmd
, "icache", xscale_handle_idcache_command
, COMMAND_EXEC
, "['enable'|'disable'] the ICache");
3575 register_command(cmd_ctx
, xscale_cmd
, "dcache", xscale_handle_idcache_command
, COMMAND_EXEC
, "['enable'|'disable'] the DCache");
3577 register_command(cmd_ctx
, xscale_cmd
, "vector_catch", xscale_handle_vector_catch_command
, COMMAND_EXEC
, "<mask> of vectors that should be catched");
3578 register_command(cmd_ctx
, xscale_cmd
, "vector_table", xscale_handle_vector_table_command
, COMMAND_EXEC
, "<high|low> <index> <code> set static code for exception handler entry");
3580 register_command(cmd_ctx
, xscale_cmd
, "trace_buffer", xscale_handle_trace_buffer_command
, COMMAND_EXEC
, "<enable | disable> ['fill' [n]|'wrap']");
3582 register_command(cmd_ctx
, xscale_cmd
, "dump_trace", xscale_handle_dump_trace_command
, COMMAND_EXEC
, "dump content of trace buffer to <file>");
3583 register_command(cmd_ctx
, xscale_cmd
, "analyze_trace", xscale_handle_analyze_trace_buffer_command
, COMMAND_EXEC
, "analyze content of trace buffer");
3584 register_command(cmd_ctx
, xscale_cmd
, "trace_image", xscale_handle_trace_image_command
,
3585 COMMAND_EXEC
, "load image from <file> [base address]");
3587 register_command(cmd_ctx
, xscale_cmd
, "cp15", xscale_handle_cp15
, COMMAND_EXEC
, "access coproc 15 <register> [value]");
3589 armv4_5_register_commands(cmd_ctx
);
3594 struct target_type xscale_target
=
3598 .poll
= xscale_poll
,
3599 .arch_state
= xscale_arch_state
,
3601 .target_request_data
= NULL
,
3603 .halt
= xscale_halt
,
3604 .resume
= xscale_resume
,
3605 .step
= xscale_step
,
3607 .assert_reset
= xscale_assert_reset
,
3608 .deassert_reset
= xscale_deassert_reset
,
3609 .soft_reset_halt
= NULL
,
3611 .get_gdb_reg_list
= armv4_5_get_gdb_reg_list
,
3613 .read_memory
= xscale_read_memory
,
3614 .write_memory
= xscale_write_memory
,
3615 .bulk_write_memory
= xscale_bulk_write_memory
,
3617 .checksum_memory
= arm_checksum_memory
,
3618 .blank_check_memory
= arm_blank_check_memory
,
3620 .run_algorithm
= armv4_5_run_algorithm
,
3622 .add_breakpoint
= xscale_add_breakpoint
,
3623 .remove_breakpoint
= xscale_remove_breakpoint
,
3624 .add_watchpoint
= xscale_add_watchpoint
,
3625 .remove_watchpoint
= xscale_remove_watchpoint
,
3627 .register_commands
= xscale_register_commands
,
3628 .target_create
= xscale_target_create
,
3629 .init_target
= xscale_init_target
,
3631 .virt2phys
= xscale_virt2phys
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)