1 # SPDX-License-Identifier: GPL-2.0-or-later
3 # Example OpenOCD configuration file for ESP32-ETHERNET-KIT board.
5 # For example, OpenOCD can be started for ESP32 debugging on
7 # openocd -f board/esp32-ethernet-kit-3.3v.cfg
10 # Source the JTAG interface configuration file
11 source [find interface/ftdi/esp32_devkitj_v1.cfg]
12 set ESP32_FLASH_VOLTAGE 3.3
13 # Source the ESP32 configuration file
14 source [find target/esp32.cfg]
16 # The speed of the JTAG interface, in kHz. If you get DSR/DIR errors (and they
17 # do not relate to OpenOCD trying to read from a memory range without physical
18 # memory being present there), you can try lowering this.
20 # On DevKit-J, this can go as high as 20MHz if CPU frequency is 80MHz, or 26MHz
21 # if CPU frequency is 160MHz or 240MHz.
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)
Code Review / openocd.git / blob