1 # If you want to use the VJTAG TAP, you must set your FPGA TAP ID here
2 set FPGATAPID 0x020b30dd
3 # Choose your TAP core (VJTAG or MOHOR)
8 source [find target/or1k.cfg]
10 # Set the adapter speed
13 # Enable the target description feature
14 gdb_target_description enable
16 # Add a new register in the cpu register list. This register will be
17 # included in the generated target descriptor file.
18 # format is addreg [name] [address] [feature] [reg_group]
19 addreg rtest 0x1234 org.gnu.gdb.or1k.group0 system
21 # Override default init_reset
22 proc init_reset {mode} {
27 # Target initialization
29 echo "Halting processor"
32 foreach name [target names] {
33 set y [$name cget -endian]
34 set z [$name cget -type]
35 puts [format "Chip is %s, Endian: %s, type: %s" \
39 set c_blue "\033\[01;34m"
40 set c_reset "\033\[0m"
42 puts [format "%sTarget ready...%s" $c_blue $c_reset]
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)