1 # Configuration for the ST SPEAr320 Evaluation board
2 # EVAL_SPEAr320CPU Rev. 2.0, modified to enable SRST on JTAG connector
3 # http://www.st.com/spear
5 # List of board modifications to enable SRST, as reported in
6 # ST Application Note (FIXME: add reference).
7 # - Modifications on the bottom layer:
8 # 1. replace reset chip U7 with a STM6315SDW13F;
9 # 2. add 0 ohm resistor R45. It is located close to JTAG connector.
10 # 3. add a 10K ohm pull-up resistor on the reset wire named as
11 # POWERGOOD in the schematic.
13 # The easier way to do modification 3, is to use a resistor in package
14 # 0603 or 0402 and solder it between R15 and R45:
15 # - one pad soldered with the pad of R15 connected to 3.3V (this
16 # is the pad of R15 closer to R45)
17 # - the other pad soldered with the nearest pad of R45.
20 # Author: Antonio Borneo <borneo.antonio@gmail.com>
23 # Modified boards has SRST on JTAG connector
25 source [find board/spear320evb.cfg]
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)
Code Review / openocd.git / blob