jtag: linuxgpiod: drop extra parenthesis
[openocd.git] / tcl / board / twr-vf65gs10.cfg
1 #
2 # Board configuration file for the Freescale VF65GS10 tower board
3 #
4 # Board has a 20 pin Cortex+ETM debug connector with only nSRST available
5 reset_config srst_only
6
7 # This configuration file only deals with the hardware JTAG.
8 # There is has also an embedded Kinetis K20 with OpenSDA
9 # where a CMSIS-DAP application can be installed.
10
11 # Source generic VF6xx target configuration
12 source [find target/vybrid_vf6xx.cfg]
13
14 # basic DDR memory init, setting up pad configuration
15 # for DDR first then configuring the DDRMC for the
16 # board
17 proc ddr_init { } {
18 # iomux ddr
19 mww phys 0x40048220 0x00000180
20 mww phys 0x40048224 0x00000180
21 mww phys 0x40048228 0x00000180
22 mww phys 0x4004822c 0x00000180
23 mww phys 0x40048230 0x00000180
24 mww phys 0x40048234 0x00000180
25 mww phys 0x40048238 0x00000180
26 mww phys 0x4004823c 0x00000180
27 mww phys 0x40048240 0x00000180
28 mww phys 0x40048244 0x00000180
29 mww phys 0x40048248 0x00000180
30 mww phys 0x4004824c 0x00000180
31 mww phys 0x40048250 0x00000180
32 mww phys 0x40048254 0x00000180
33 mww phys 0x40048258 0x00000180
34 mww phys 0x4004825c 0x00000180
35 mww phys 0x40048260 0x00000180
36 mww phys 0x40048264 0x00000180
37 mww phys 0x40048268 0x00000180
38 mww phys 0x4004826c 0x00000180
39 mww phys 0x40048270 0x00000180
40 mww phys 0x40048274 0x00000180
41 mww phys 0x40048278 0x00000180
42 mww phys 0x4004827c 0x00010180
43 mww phys 0x40048280 0x00010180
44 mww phys 0x40048284 0x00010180
45 mww phys 0x40048288 0x00010180
46 mww phys 0x4004828c 0x00010180
47 mww phys 0x40048290 0x00010180
48 mww phys 0x40048294 0x00010180
49 mww phys 0x40048298 0x00010180
50 mww phys 0x4004829c 0x00010180
51 mww phys 0x400482a0 0x00010180
52 mww phys 0x400482a4 0x00010180
53 mww phys 0x400482a8 0x00010180
54 mww phys 0x400482ac 0x00010180
55 mww phys 0x400482b0 0x00010180
56 mww phys 0x400482b4 0x00010180
57 mww phys 0x400482b8 0x00010180
58 mww phys 0x400482bc 0x00010180
59 mww phys 0x400482c0 0x00010180
60 mww phys 0x400482c4 0x00010180
61 mww phys 0x400482c8 0x00010180
62 mww phys 0x400482cc 0x00000180
63 mww phys 0x400482d0 0x00000180
64 mww phys 0x400482d4 0x00000180
65 mww phys 0x400482d8 0x00000180
66 mww phys 0x4004821c 0x000001a0
67 # ddr_ctrl_init
68 mww phys 0x400ae000 0x00000600
69 mww phys 0x400ae008 0x00000020
70 mww phys 0x400ae028 0x00013880
71 mww phys 0x400ae02c 0x00030d40
72 mww phys 0x400ae030 0x0000050c
73 mww phys 0x400ae034 0x15040400
74 mww phys 0x400ae038 0x1406040f
75 mww phys 0x400ae040 0x04040000
76 mww phys 0x400ae044 0x006db00c
77 mww phys 0x400ae048 0x00000403
78 mww phys 0x400ae050 0x01000000
79 mww phys 0x400ae054 0x00060001
80 mww phys 0x400ae058 0x000c0000
81 mww phys 0x400ae05c 0x03000200
82 mww phys 0x400ae060 0x00000006
83 mww phys 0x400ae064 0x00010000
84 mww phys 0x400ae068 0x0c30002c
85 mww phys 0x400ae070 0x00000000
86 mww phys 0x400ae074 0x00000003
87 mww phys 0x400ae078 0x0000000a
88 mww phys 0x400ae07c 0x003001d4
89 mww phys 0x400ae084 0x00010000
90 mww phys 0x400ae088 0x00050500
91 mww phys 0x400ae098 0x00000000
92 mww phys 0x400ae09c 0x04001002
93 mww phys 0x400ae0a4 0x00000001
94 mww phys 0x400ae0c0 0x00460420
95 mww phys 0x400ae108 0x01000200
96 mww phys 0x400ae10c 0x00000040
97 mww phys 0x400ae114 0x00000200
98 mww phys 0x400ae118 0x00000040
99 mww phys 0x400ae120 0x00000000
100 mww phys 0x400ae124 0x0a010300
101 mww phys 0x400ae128 0x01014040
102 mww phys 0x400ae12c 0x01010101
103 mww phys 0x400ae130 0x03030100
104 mww phys 0x400ae134 0x01000101
105 mww phys 0x400ae138 0x0700000c
106 mww phys 0x400ae13c 0x00000000
107 mww phys 0x400ae148 0x10000000
108 mww phys 0x400ae15c 0x01000000
109 mww phys 0x400ae160 0x00040000
110 mww phys 0x400ae164 0x00000002
111 mww phys 0x400ae16c 0x00020000
112 mww phys 0x400ae180 0x00002819
113 mww phys 0x400ae184 0x01000000
114 mww phys 0x400ae188 0x00000000
115 mww phys 0x400ae18c 0x00000000
116 mww phys 0x400ae198 0x00000000
117 mww phys 0x400ae1a4 0x00000c00
118 mww phys 0x400ae1a8 0x00000000
119 mww phys 0x400ae1b8 0x0000000c
120 mww phys 0x400ae1c8 0x00000000
121 mww phys 0x400ae1cc 0x00000000
122 mww phys 0x400ae1d4 0x00000000
123 mww phys 0x400ae1d8 0x01010000
124 mww phys 0x400ae1e0 0x02020000
125 mww phys 0x400ae1e4 0x00000202
126 mww phys 0x400ae1e8 0x01010064
127 mww phys 0x400ae1ec 0x00010101
128 mww phys 0x400ae1f0 0x00000064
129 mww phys 0x400ae1f8 0x00000800
130 mww phys 0x400ae210 0x00000506
131 mww phys 0x400ae224 0x00020000
132 mww phys 0x400ae228 0x01000000
133 mww phys 0x400ae22c 0x04070303
134 mww phys 0x400ae230 0x00000040
135 mww phys 0x400ae23c 0x06000080
136 mww phys 0x400ae240 0x04070303
137 mww phys 0x400ae244 0x00000040
138 mww phys 0x400ae248 0x00000040
139 mww phys 0x400ae24c 0x000f0000
140 mww phys 0x400ae250 0x000f0000
141 mww phys 0x400ae25c 0x00000101
142 mww phys 0x400ae268 0x682c4000
143 mww phys 0x400ae26c 0x00000012
144 mww phys 0x400ae278 0x00000006
145 mww phys 0x400ae284 0x00010202
146 mww phys 0x400ae400 0x00002613
147 mww phys 0x400ae440 0x00002613
148 mww phys 0x400ae404 0x00002615
149 mww phys 0x400ae444 0x00002615
150 mww phys 0x400ae408 0x00210000
151 mww phys 0x400ae448 0x00210000
152 mww phys 0x400ae488 0x00210000
153 mww phys 0x400ae40c 0x0001012a
154 mww phys 0x400ae44c 0x0001012a
155 mww phys 0x400ae48c 0x0001012a
156 mww phys 0x400ae410 0x00002400
157 mww phys 0x400ae450 0x00002400
158 mww phys 0x400ae490 0x00002400
159 mww phys 0x400ae4c4 0x00000000
160 mww phys 0x400ae4c8 0x00001100
161 mww phys 0x400ae4d0 0x00010101
162 mww phys 0x400ae000 0x00000601
163 }
164
165 # clock control init, setting up basic
166 # clocks
167 proc clock_init { } {
168 # captured from u-boot
169 mww phys 0x4006b040 0xffffffff
170 mww phys 0x4006b044 0xffffffff
171 mww phys 0x4006b048 0xffffffff
172 mww phys 0x4006b04c 0xffffffff
173 mww phys 0x4006b050 0xffffffff
174 mww phys 0x4006b058 0xffffffff
175 mww phys 0x4006b05c 0xffffffff
176 mww phys 0x4006b060 0xffffffff
177 mww phys 0x4006b064 0xffffffff
178 mww phys 0x4006b068 0xffffffff
179 mww phys 0x40050030 0x00002001
180 mww phys 0x40050270 0x80002001
181 mww phys 0x4006b000 0x00011005
182 mww phys 0x4006b008 0x0001ff24
183 mww phys 0x4006b00c 0x00000810
184 mww phys 0x4006b010 0x00cc0000
185 mww phys 0x4006b014 0x01000000
186 mww phys 0x4006b018 0x20000000
187 mww phys 0x4006b01c 0x0000001f
188 mww phys 0x4006b020 0x00000000
189 }
190
191 # This function applies the initial configuration after a "reset init"
192 # command
193 proc board_init { } {
194 clock_init
195 ddr_init
196 }
197
198 # hook the init function into the reset-init event
199 ${_TARGETNAME}0 configure -event reset-init { board_init }
200 # set a slow default JTAG clock, can be overridden later
201 adapter speed 1000

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)