target|board: Add Intel (Altera) Arria 10 target and related board
[openocd.git] / tcl / target / altera_fpgasoc_arria10.cfg
1 # Intel (Altera) Arria10 FPGA SoC
2
3 if { [info exists CHIPNAME] } {
4 set _CHIPNAME $CHIPNAME
5 } else {
6 set _CHIPNAME arria10
7 }
8
9 # ARM CoreSight Debug Access Port (dap HPS)
10 if { [info exists DAP_TAPID] } {
11 set _DAP_TAPID $DAP_TAPID
12 } else {
13 set _DAP_TAPID 0x4ba00477
14 }
15 jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_DAP_TAPID
16
17 # Subsidiary TAP: fpga (tap)
18 # See Intel Arria 10 Handbook
19 # https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/arria-10/a10_handbook.pdf
20 # Intel Arria 10 GX 160 0x02ee20dd
21 # Intel Arria 10 GX 220 0x02e220dd
22 # Intel Arria 10 GX 270 0x02ee30dd
23 # Intel Arria 10 GX 320 0x02e230dd
24 # Intel Arria 10 GX 480 0x02e240dd
25 # Intel Arria 10 GX 570 0x02ee50dd
26 # Intel Arria 10 GX 660 0x02e250dd
27 # Intel Arria 10 GX 900 0x02ee60dd
28 # Intel Arria 10 GX 1150 0x02e660dd
29 # Intel Arria 10 GT 900 0x02e260dd
30 # Intel Arria 10 GT 1150 0x02e060dd
31 # Intel Arria 10 SX 160 0x02e620dd
32 # Intel Arria 10 SX 220 0x02e020dd
33 # Intel Arria 10 SX 270 0x02e630dd
34 # Intel Arria 10 SX 320 0x02e030dd
35 # Intel Arria 10 SX 480 0x02e040dd
36 # Intel Arria 10 SX 570 0x02e650dd
37 # Intel Arria 10 SX 660 0x02e050dd
38 jtag newtap $_CHIPNAME.fpga tap -irlen 10 -expected-id 0x02ee20dd -expected-id 0x02e220dd \
39 -expected-id 0x02ee30dd -expected-id 0x02e230dd -expected-id 0x02e240dd \
40 -expected-id 0x02ee50dd -expected-id 0x02e250dd -expected-id 0x02ee60dd \
41 -expected-id 0x02e660dd -expected-id 0x02e260dd -expected-id 0x02e060dd \
42 -expected-id 0x02e620dd -expected-id 0x02e020dd -expected-id 0x02e630dd \
43 -expected-id 0x02e030dd -expected-id 0x02e040dd -expected-id 0x02e650dd \
44 -expected-id 0x02e050dd
45
46 set _TARGETNAME $_CHIPNAME.cpu
47
48 #
49 # Cortex-A9 target
50
51 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
52
53 target create $_TARGETNAME.0 cortex_a -dap $_CHIPNAME.dap -coreid 0
54 target create $_TARGETNAME.1 cortex_a -dap $_CHIPNAME.dap -coreid 1 \
55 -defer-examine
56 target smp $_TARGETNAME.0 $_TARGETNAME.1

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)