1 source [find target/icepick.cfg]
3 ###############################################################################
5 ###############################################################################
6 set PRCM_BASE_ADDR 0x44df0000
7 set REVISION_PRM [expr $PRCM_BASE_ADDR + 0x0000]
8 set PRM_IRQSTATUS_MPU [expr $PRCM_BASE_ADDR + 0x0004]
9 set PRM_IRQENABLE_MPU [expr $PRCM_BASE_ADDR + 0x0008]
10 set PRM_IRQSTATUS_M3 [expr $PRCM_BASE_ADDR + 0x000c]
11 set PRM_IRQENABLE_M3 [expr $PRCM_BASE_ADDR + 0x0010]
12 set PM_MPU_PWRSTCTRL [expr $PRCM_BASE_ADDR + 0x0300]
13 set PM_MPU_PWRSTST [expr $PRCM_BASE_ADDR + 0x0304]
14 set RM_MPU_RSTST [expr $PRCM_BASE_ADDR + 0x0314]
15 set RM_MPU_CONTEXT [expr $PRCM_BASE_ADDR + 0x0324]
16 set PM_GFX_PWRSTCTRL [expr $PRCM_BASE_ADDR + 0x0400]
17 set PM_GFX_PWRSTST [expr $PRCM_BASE_ADDR + 0x0404]
18 set RM_GFX_RSTCTRL [expr $PRCM_BASE_ADDR + 0x0410]
19 set RM_GFX_RSTST [expr $PRCM_BASE_ADDR + 0x0414]
20 set RM_GFX_CONTEXT [expr $PRCM_BASE_ADDR + 0x0424]
21 set RM_RTC_CONTEXT [expr $PRCM_BASE_ADDR + 0x0524]
22 set RM_WKUP_RSTCTRL [expr $PRCM_BASE_ADDR + 0x2010]
23 set RM_WKUP_RSTST [expr $PRCM_BASE_ADDR + 0x2014]
24 set CM_L3_AON_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x2800]
25 set CM_WKUP_DEBUGSS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2820]
26 set CM_L3S_TSC_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x2900]
27 set CM_WKUP_ADC_TSC_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2920]
28 set CM_L4_WKUP_AON_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x2a00]
29 set CM_WKUP_L4WKUP_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2a20]
30 set CM_WKUP_WKUP_M3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2a28]
31 set CM_WKUP_SYNCTIMER_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2a30]
32 set CM_WKUP_CLKDIV32K_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2a38]
33 set CM_WKUP_USBPHY0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2a40]
34 set CM_WKUP_USBPHY1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2a48]
35 set CM_WKUP_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x2b00]
36 set CM_WKUP_TIMER0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b20]
37 set CM_WKUP_TIMER1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b28]
38 set CM_WKUP_WDT0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b30]
39 set CM_WKUP_WDT1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b38]
40 set CM_WKUP_I2C0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b40]
41 set CM_WKUP_UART0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b48]
42 set CM_WKUP_SMARTREFLEX0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b50]
43 set CM_WKUP_SMARTREFLEX1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b58]
44 set CM_WKUP_CONTROL_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b60]
45 set CM_WKUP_GPIO0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x2b68]
46 set CM_CLKMODE_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d20]
47 set CM_IDLEST_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d24]
48 set CM_CLKSEL_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d2c]
49 set CM_DIV_M4_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d38]
50 set CM_DIV_M5_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d3c]
51 set CM_DIV_M6_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d40]
52 set CM_SSC_DELTAMSTEP_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d48]
53 set CM_SSC_MODFREQDIV_DPLL_CORE [expr $PRCM_BASE_ADDR + 0x2d4c]
54 set CM_CLKMODE_DPLL_MPU [expr $PRCM_BASE_ADDR + 0x2d60]
55 set CM_IDLEST_DPLL_MPU [expr $PRCM_BASE_ADDR + 0x2d64]
56 set CM_CLKSEL_DPLL_MPU [expr $PRCM_BASE_ADDR + 0x2d6c]
57 set CM_DIV_M2_DPLL_MPU [expr $PRCM_BASE_ADDR + 0x2d70]
58 set CM_SSC_DELTAMSTEP_DPLL_MPU [expr $PRCM_BASE_ADDR + 0x2d88]
59 set CM_SSC_MODFREQDIV_DPLL_MPU [expr $PRCM_BASE_ADDR + 0x2d8c]
60 set CM_CLKMODE_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2da0]
61 set CM_IDLEST_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2da4]
62 set CM_CLKSEL_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2dac]
63 set CM_DIV_M2_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2db0]
64 set CM_DIV_M4_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2db8]
65 set CM_SSC_DELTAMSTEP_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2dc8]
66 set CM_SSC_MODFREQDIV_DPLL_DDR [expr $PRCM_BASE_ADDR + 0x2dcc]
67 set CM_CLKMODE_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2de0]
68 set CM_IDLEST_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2de4]
69 set CM_CLKSEL_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2dec]
70 set CM_DIV_M2_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2df0]
71 set CM_CLKSEL2_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2e04]
72 set CM_SSC_DELTAMSTEP_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2e08]
73 set CM_SSC_MODFREQDIV_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2e0c]
74 set CM_CLKDCOLDO_DPLL_PER [expr $PRCM_BASE_ADDR + 0x2e14]
75 set CM_CLKMODE_DPLL_DISP [expr $PRCM_BASE_ADDR + 0x2e20]
76 set CM_IDLEST_DPLL_DISP [expr $PRCM_BASE_ADDR + 0x2e24]
77 set CM_CLKSEL_DPLL_DISP [expr $PRCM_BASE_ADDR + 0x2e2c]
78 set CM_DIV_M2_DPLL_DISP [expr $PRCM_BASE_ADDR + 0x2e30]
79 set CM_SSC_DELTAMSTEP_DPLL_DISP [expr $PRCM_BASE_ADDR + 0x2e48]
80 set CM_SSC_MODFREQDIV_DPLL_DISP [expr $PRCM_BASE_ADDR + 0x2e4c]
81 set CM_CLKMODE_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e60]
82 set CM_IDLEST_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e64]
83 set CM_CLKSEL_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e6c]
84 set CM_DIV_M2_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e70]
85 set CM_CLKSEL2_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e84]
86 set CM_SSC_DELTAMSTEP_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e88]
87 set CM_SSC_MODFREQDIV_DPLL_EXTDEV [expr $PRCM_BASE_ADDR + 0x2e8c]
88 set CM_SHADOW_FREQ_CONFIG1 [expr $PRCM_BASE_ADDR + 0x2fa0]
89 set CM_SHADOW_FREQ_CONFIG2 [expr $PRCM_BASE_ADDR + 0x2fa4]
90 set CM_CLKOUT1_CTRL [expr $PRCM_BASE_ADDR + 0x4100]
91 set CM_DLL_CTRL [expr $PRCM_BASE_ADDR + 0x4104]
92 set CM_CLKOUT2_CTRL [expr $PRCM_BASE_ADDR + 0x4108]
93 set CLKSEL_TIMER1MS_CLK [expr $PRCM_BASE_ADDR + 0x4200]
94 set CLKSEL_TIMER2_CLK [expr $PRCM_BASE_ADDR + 0x4204]
95 set CLKSEL_TIMER3_CLK [expr $PRCM_BASE_ADDR + 0x4208]
96 set CLKSEL_TIMER4_CLK [expr $PRCM_BASE_ADDR + 0x420c]
97 set CLKSEL_TIMER5_CLK [expr $PRCM_BASE_ADDR + 0x4210]
98 set CLKSEL_TIMER6_CLK [expr $PRCM_BASE_ADDR + 0x4214]
99 set CLKSEL_TIMER7_CLK [expr $PRCM_BASE_ADDR + 0x4218]
100 set CLKSEL_TIMER8_CLK [expr $PRCM_BASE_ADDR + 0x421c]
101 set CLKSEL_TIMER9_CLK [expr $PRCM_BASE_ADDR + 0x4220]
102 set CLKSEL_TIMER10_CLK [expr $PRCM_BASE_ADDR + 0x4224]
103 set CLKSEL_TIMER11_CLK [expr $PRCM_BASE_ADDR + 0x4228]
104 set CLKSEL_WDT1_CLK [expr $PRCM_BASE_ADDR + 0x422c]
105 set CLKSEL_SYNCTIMER_CLK [expr $PRCM_BASE_ADDR + 0x4230]
106 set CLKSEL_MAC_CLK [expr $PRCM_BASE_ADDR + 0x4234]
107 set CLKSEL_CPTS_RFT_CLK [expr $PRCM_BASE_ADDR + 0x4238]
108 set CLKSEL_GFX_FCLK [expr $PRCM_BASE_ADDR + 0x423c]
109 set CLKSEL_GPIO0_DBCLK [expr $PRCM_BASE_ADDR + 0x4240]
110 set CLKSEL_LCDC_PIXEL_CLK [expr $PRCM_BASE_ADDR + 0x4244]
111 set CLKSEL_ICSS_OCP_CLK [expr $PRCM_BASE_ADDR + 0x4248]
112 set CLKSEL_DLL_AGING_CLK [expr $PRCM_BASE_ADDR + 0x4250]
113 set CLKSEL_USBPHY32KHZ_GCLK [expr $PRCM_BASE_ADDR + 0x4260]
114 set CM_MPU_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8300]
115 set CM_MPU_MPU_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8320]
116 set CM_GFX_L3_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8400]
117 set CM_GFX_GFX_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8420]
118 set CM_RTC_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8500]
119 set CM_RTC_RTC_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8520]
120 set CM_PER_L3_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8800]
121 set CM_PER_L3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8820]
122 set CM_PER_AES0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8828]
123 set CM_PER_DES_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8830]
124 set CM_PER_CRYPTODMA_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8838]
125 set CM_PER_L3_INSTR_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8840]
126 set CM_PER_MSTR_EXPS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8848]
127 set CM_PER_OCMCRAM_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8850]
128 set CM_PER_SHA0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8858]
129 set CM_PER_SLV_EXPS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8860]
130 set CM_PER_VPFE0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8868]
131 set CM_PER_VPFE1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8870]
132 set CM_PER_TPCC_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8878]
133 set CM_PER_TPTC0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8880]
134 set CM_PER_TPTC1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8888]
135 set CM_PER_TPTC2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8890]
136 set CM_PER_DLL_AGING_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8898]
137 set CM_PER_L4HS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x88a0]
138 set CM_PER_L4FW_CLKCTRL [expr $PRCM_BASE_ADDR + 0x88a8]
139 set CM_PER_L3S_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8a00]
140 set CM_PER_GPMC_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a20]
141 set CM_PER_IEEE5000_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a28]
142 set CM_PER_MCASP0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a38]
143 set CM_PER_MCASP1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a40]
144 set CM_PER_MMC2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a48]
145 set CM_PER_QSPI_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a58]
146 set CM_PER_USB_OTG_SS0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a60]
147 set CM_PER_USB_OTG_SS1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8a68]
148 set CM_PER_ICSS_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8b00]
149 set CM_PER_ICSS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8b20]
150 set CM_PER_L4LS_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8c00]
151 set CM_PER_L4LS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c20]
152 set CM_PER_DCAN0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c28]
153 set CM_PER_DCAN1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c30]
154 set CM_PER_EPWMSS0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c38]
155 set CM_PER_EPWMSS1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c40]
156 set CM_PER_EPWMSS2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c48]
157 set CM_PER_EPWMSS3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c50]
158 set CM_PER_EPWMSS4_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c58]
159 set CM_PER_EPWMSS5_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c60]
160 set CM_PER_ELM_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c68]
161 set CM_PER_GPIO1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c78]
162 set CM_PER_GPIO2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c80]
163 set CM_PER_GPIO3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c88]
164 set CM_PER_GPIO4_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c90]
165 set CM_PER_GPIO5_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8c98]
166 set CM_PER_HDQ1W_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8ca0]
167 set CM_PER_I2C1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8ca8]
168 set CM_PER_I2C2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8cb0]
169 set CM_PER_MAILBOX0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8cb8]
170 set CM_PER_MMC0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8cc0]
171 set CM_PER_MMC1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8cc8]
172 set CM_PER_PKA_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8cd0]
173 set CM_PER_RNG_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8ce0]
174 set CM_PER_SPARE0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8ce8]
175 set CM_PER_SPARE1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8cf0]
176 set CM_PER_SPI0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d00]
177 set CM_PER_SPI1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d08]
178 set CM_PER_SPI2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d10]
179 set CM_PER_SPI3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d18]
180 set CM_PER_SPI4_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d20]
181 set CM_PER_SPINLOCK_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d28]
182 set CM_PER_TIMER2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d30]
183 set CM_PER_TIMER3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d38]
184 set CM_PER_TIMER4_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d40]
185 set CM_PER_TIMER5_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d48]
186 set CM_PER_TIMER6_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d50]
187 set CM_PER_TIMER7_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d58]
188 set CM_PER_TIMER8_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d60]
189 set CM_PER_TIMER9_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d68]
190 set CM_PER_TIMER10_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d70]
191 set CM_PER_TIMER11_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d78]
192 set CM_PER_UART1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d80]
193 set CM_PER_UART2_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d88]
194 set CM_PER_UART3_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d90]
195 set CM_PER_UART4_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8d98]
196 set CM_PER_UART5_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8da0]
197 set CM_PER_USBPHYOCP2SCP0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8db8]
198 set CM_PER_USBPHYOCP2SCP1_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8dc0]
199 set CM_PER_EMIF_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x8f00]
200 set CM_PER_EMIF_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8f20]
201 set CM_PER_DLL_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8f28]
202 set CM_PER_EMIF_FW_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8f30]
203 set CM_PER_OTFA_EMIF_CLKCTRL [expr $PRCM_BASE_ADDR + 0x8f38]
204 set CM_PER_DSS_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x9200]
205 set CM_PER_DSS_CLKCTRL [expr $PRCM_BASE_ADDR + 0x9220]
206 set CM_PER_CPSW_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x9300]
207 set CM_PER_CPGMAC0_CLKCTRL [expr $PRCM_BASE_ADDR + 0x9320]
208 set CM_PER_OCPWP_L3_CLKSTCTRL [expr $PRCM_BASE_ADDR + 0x9400]
209 set CM_PER_OCPWP_CLKCTRL [expr $PRCM_BASE_ADDR + 0x9420]
211 set CONTROL_BASE_ADDR 0x44e10000
212 set CONTROL_STATUS [expr $CONTROL_BASE_ADDR + 0x0040]
213 set DEVICE_ID [expr $CONTROL_BASE_ADDR + 0x0600]
214 set DEV_FEATURE [expr $CONTROL_BASE_ADDR + 0x0604]
215 set DEV_ATTRIBUTE [expr $CONTROL_BASE_ADDR + 0x0610]
216 set MAC_ID0_LO [expr $CONTROL_BASE_ADDR + 0x0630]
217 set MAC_ID0_HI [expr $CONTROL_BASE_ADDR + 0x0634]
218 set MAC_ID1_LO [expr $CONTROL_BASE_ADDR + 0x0638]
219 set MAC_ID1_HI [expr $CONTROL_BASE_ADDR + 0x063c]
220 set USB_VID_PID [expr $CONTROL_BASE_ADDR + 0x07f4]
221 set CONTROL_CONF_ECAP0_IN_PWM0_OUT [expr $CONTROL_BASE_ADDR + 0x0964]
222 set CONTROL_CONF_SPI4_CS0 [expr $CONTROL_BASE_ADDR + 0x0a5c]
223 set CONTROL_CONF_SPI2_SCLK [expr $CONTROL_BASE_ADDR + 0x0a60]
224 set CONTROL_CONF_SPI2_D0 [expr $CONTROL_BASE_ADDR + 0x0a64]
225 set CONTROL_CONF_XDMA_EVENT_INTR0 [expr $CONTROL_BASE_ADDR + 0x0a70]
226 set CONTROL_CONF_XDMA_EVENT_INTR1 [expr $CONTROL_BASE_ADDR + 0x0a74]
227 set CONTROL_CONF_GPMC_A0 [expr $CONTROL_BASE_ADDR + 0x0840]
228 set DDR_IO_CTRL [expr $CONTROL_BASE_ADDR + 0x0e04]
229 set VTP_CTRL_REG [expr $CONTROL_BASE_ADDR + 0x0e0c]
230 set VREF_CTRL [expr $CONTROL_BASE_ADDR + 0x0e14]
231 set DDR_CKE_CTRL [expr $CONTROL_BASE_ADDR + 0x131c]
232 set DDR_ADDRCTRL_IOCTRL [expr $CONTROL_BASE_ADDR + 0x1404]
233 set DDR_ADDRCTRL_WD0_IOCTRL [expr $CONTROL_BASE_ADDR + 0x1408]
234 set DDR_ADDRCTRL_WD1_IOCTRL [expr $CONTROL_BASE_ADDR + 0x140c]
235 set DDR_DATA0_IOCTRL [expr $CONTROL_BASE_ADDR + 0x1440]
236 set DDR_DATA1_IOCTRL [expr $CONTROL_BASE_ADDR + 0x1444]
237 set DDR_DATA2_IOCTRL [expr $CONTROL_BASE_ADDR + 0x1448]
238 set DDR_DATA3_IOCTRL [expr $CONTROL_BASE_ADDR + 0x144c]
239 set EMIF_SDRAM_CONFIG_EXT [expr $CONTROL_BASE_ADDR + 0x1460]
240 set EMIF_SDRAM_STATUS_EXT [expr $CONTROL_BASE_ADDR + 0x1464]
242 set GPIO0_BASE_ADDR 0x44e07000
243 set GPIO0_SYSCONFIG [expr $GPIO0_BASE_ADDR + 0x0010]
244 set GPIO0_SYSSTATUS [expr $GPIO0_BASE_ADDR + 0x0114]
245 set GPIO0_CTRL [expr $GPIO0_BASE_ADDR + 0x0130]
246 set GPIO0_OE [expr $GPIO0_BASE_ADDR + 0x0134]
247 set GPIO0_CLEARDATAOUT [expr $GPIO0_BASE_ADDR + 0x0190]
248 set GPIO0_SETDATAOUT [expr $GPIO0_BASE_ADDR + 0x0194]
250 set GPIO5_BASE_ADDR 0x48322000
251 set GPIO5_SYSCONFIG [expr $GPIO5_BASE_ADDR + 0x0010]
252 set GPIO5_SYSSTATUS [expr $GPIO5_BASE_ADDR + 0x0114]
253 set GPIO5_CTRL [expr $GPIO5_BASE_ADDR + 0x0130]
254 set GPIO5_OE [expr $GPIO5_BASE_ADDR + 0x0134]
255 set GPIO5_CLEARDATAOUT [expr $GPIO5_BASE_ADDR + 0x0190]
256 set GPIO5_SETDATAOUT [expr $GPIO5_BASE_ADDR + 0x0194]
258 set GPIO1_BASE_ADDR 0x4804c000
259 set GPIO1_SYSCONFIG [expr $GPIO1_BASE_ADDR + 0x0010]
260 set GPIO1_SYSSTATUS [expr $GPIO1_BASE_ADDR + 0x0114]
261 set GPIO1_CTRL [expr $GPIO1_BASE_ADDR + 0x0130]
262 set GPIO1_OE [expr $GPIO1_BASE_ADDR + 0x0134]
263 set GPIO1_CLEARDATAOUT [expr $GPIO1_BASE_ADDR + 0x0190]
264 set GPIO1_SETDATAOUT [expr $GPIO1_BASE_ADDR + 0x0194]
266 set EMIF_BASE_ADDR 0x4c000000
267 set EMIF_STATUS [expr $EMIF_BASE_ADDR + 0x0004]
268 set EMIF_SDRAM_CONFIG [expr $EMIF_BASE_ADDR + 0x0008]
269 set EMIF_SDRAM_CONFIG_2 [expr $EMIF_BASE_ADDR + 0x000c]
270 set EMIF_SDRAM_REF_CTRL [expr $EMIF_BASE_ADDR + 0x0010]
271 set EMIF_SDRAM_REF_CTRL_SHDW [expr $EMIF_BASE_ADDR + 0x0014]
272 set EMIF_SDRAM_TIM_1 [expr $EMIF_BASE_ADDR + 0x0018]
273 set EMIF_SDRAM_TIM_1_SHDW [expr $EMIF_BASE_ADDR + 0x001c]
274 set EMIF_SDRAM_TIM_2 [expr $EMIF_BASE_ADDR + 0x0020]
275 set EMIF_SDRAM_TIM_2_SHDW [expr $EMIF_BASE_ADDR + 0x0024]
276 set EMIF_SDRAM_TIM_3 [expr $EMIF_BASE_ADDR + 0x0028]
277 set EMIF_SDRAM_TIM_3_SHDW [expr $EMIF_BASE_ADDR + 0x002c]
278 set EMIF_LPDDR2_NVM_TIM [expr $EMIF_BASE_ADDR + 0x0030]
279 set EMIF_LPDDR2_NVM_TIM_SHDW [expr $EMIF_BASE_ADDR + 0x0034]
280 set EMIF_PWR_MGMT_CTRL [expr $EMIF_BASE_ADDR + 0x0038]
281 set EMIF_PWR_MGMT_CTRL_SHDW [expr $EMIF_BASE_ADDR + 0x003c]
282 set EMIF_LPDDR2_MODE_REG_DATA [expr $EMIF_BASE_ADDR + 0x0040]
283 set EMIF_LPDDR2_MODE_REG_CFG [expr $EMIF_BASE_ADDR + 0x0050]
284 set EMIF_OCP_CONFIG [expr $EMIF_BASE_ADDR + 0x0054]
285 set EMIF_OCP_CFG_VAL_1 [expr $EMIF_BASE_ADDR + 0x0058]
286 set EMIF_OCP_CFG_VAL_2 [expr $EMIF_BASE_ADDR + 0x005c]
287 set EMIF_IODFT_TLGC [expr $EMIF_BASE_ADDR + 0x0060]
288 set EMIF_IODFT_CTRL_MISR_RSLT [expr $EMIF_BASE_ADDR + 0x0064]
289 set EMIF_IODFT_ADDR_MISR_RSLT [expr $EMIF_BASE_ADDR + 0x0068]
290 set EMIF_IODFT_DATA_MISR_RSLT_1 [expr $EMIF_BASE_ADDR + 0x006c]
291 set EMIF_IODFT_DATA_MISR_RSLT_2 [expr $EMIF_BASE_ADDR + 0x0070]
292 set EMIF_IODFT_DATA_MISR_RSLT_3 [expr $EMIF_BASE_ADDR + 0x0074]
293 set EMIF_PERF_CNT_1 [expr $EMIF_BASE_ADDR + 0x0080]
294 set EMIF_PERF_CNT_2 [expr $EMIF_BASE_ADDR + 0x0084]
295 set EMIF_PERF_CNT_CFG [expr $EMIF_BASE_ADDR + 0x0088]
296 set EMIF_PERF_CNT_SEL [expr $EMIF_BASE_ADDR + 0x008c]
297 set EMIF_PERF_CNT_TIM [expr $EMIF_BASE_ADDR + 0x0090]
298 set EMIF_MISC_REG [expr $EMIF_BASE_ADDR + 0x0094]
299 set EMIF_DLL_CALIB_CTRL [expr $EMIF_BASE_ADDR + 0x0098]
300 set EMIF_DLL_CALIB_CTRL_SHDW [expr $EMIF_BASE_ADDR + 0x009c]
301 set EMIF_IRQ_EOI [expr $EMIF_BASE_ADDR + 0x00a0]
302 set EMIF_IRQSTATUS_RAW_SYS [expr $EMIF_BASE_ADDR + 0x00a4]
303 set EMIF_IRQSTATUS_SYS [expr $EMIF_BASE_ADDR + 0x00ac]
304 set EMIF_IRQENABLE_SET_SYS [expr $EMIF_BASE_ADDR + 0x00b4]
305 set EMIF_IRQENABLE_CLR_SYS [expr $EMIF_BASE_ADDR + 0x00bc]
306 set EMIF_ZQ_CONFIG [expr $EMIF_BASE_ADDR + 0x00c8]
307 set EMIF_TEMP_ALERT_CONFIG [expr $EMIF_BASE_ADDR + 0x00cc]
308 set EMIF_OCP_ERR_LOG [expr $EMIF_BASE_ADDR + 0x00d0]
309 set EMIF_RDWR_LVL_RMP_WIN [expr $EMIF_BASE_ADDR + 0x00d4]
310 set EMIF_RDWR_LVL_RMP_CTRL [expr $EMIF_BASE_ADDR + 0x00d8]
311 set EMIF_RDWR_LVL_CTRL [expr $EMIF_BASE_ADDR + 0x00dc]
312 set EMIF_DDR_PHY_CTRL_1 [expr $EMIF_BASE_ADDR + 0x00e4]
313 set EMIF_DDR_PHY_CTRL_1_SHDW [expr $EMIF_BASE_ADDR + 0x00e8]
314 set EMIF_DDR_PHY_CTRL_2 [expr $EMIF_BASE_ADDR + 0x00ec]
315 set EMIF_PRI_COS_MAP [expr $EMIF_BASE_ADDR + 0x0100]
316 set EMIF_CONNID_COS_1_MAP [expr $EMIF_BASE_ADDR + 0x0104]
317 set EMIF_CONNID_COS_2_MAP [expr $EMIF_BASE_ADDR + 0x0108]
318 set ECC_CTRL [expr $EMIF_BASE_ADDR + 0x0110]
319 set ECC_ADDR_RNG_1 [expr $EMIF_BASE_ADDR + 0x0114]
320 set ECC_ADDR_RNG_2 [expr $EMIF_BASE_ADDR + 0x0118]
321 set EMIF_RD_WR_EXEC_THRSH [expr $EMIF_BASE_ADDR + 0x0120]
322 set COS_CONFIG [expr $EMIF_BASE_ADDR + 0x0124]
324 set PHY_STATUS_1 [expr $EMIF_BASE_ADDR + 0x0144]
325 set PHY_STATUS_2 [expr $EMIF_BASE_ADDR + 0x0148]
326 set PHY_STATUS_3 [expr $EMIF_BASE_ADDR + 0x014c]
327 set PHY_STATUS_4 [expr $EMIF_BASE_ADDR + 0x0150]
328 set PHY_STATUS_5 [expr $EMIF_BASE_ADDR + 0x0154]
329 set PHY_STATUS_6 [expr $EMIF_BASE_ADDR + 0x0158]
330 set PHY_STATUS_7 [expr $EMIF_BASE_ADDR + 0x015c]
331 set PHY_STATUS_8 [expr $EMIF_BASE_ADDR + 0x0160]
332 set PHY_STATUS_9 [expr $EMIF_BASE_ADDR + 0x0164]
333 set PHY_STATUS_10 [expr $EMIF_BASE_ADDR + 0x0168]
334 set PHY_STATUS_11 [expr $EMIF_BASE_ADDR + 0x016c]
335 set PHY_STATUS_12 [expr $EMIF_BASE_ADDR + 0x0170]
336 set PHY_STATUS_13 [expr $EMIF_BASE_ADDR + 0x0174]
337 set PHY_STATUS_14 [expr $EMIF_BASE_ADDR + 0x0178]
338 set PHY_STATUS_15 [expr $EMIF_BASE_ADDR + 0x017c]
339 set PHY_STATUS_16 [expr $EMIF_BASE_ADDR + 0x0180]
340 set PHY_STATUS_17 [expr $EMIF_BASE_ADDR + 0x0184]
341 set PHY_STATUS_18 [expr $EMIF_BASE_ADDR + 0x0188]
342 set PHY_STATUS_19 [expr $EMIF_BASE_ADDR + 0x018c]
343 set PHY_STATUS_20 [expr $EMIF_BASE_ADDR + 0x0190]
344 set PHY_STATUS_21 [expr $EMIF_BASE_ADDR + 0x0194]
345 set PHY_STATUS_22 [expr $EMIF_BASE_ADDR + 0x0198]
346 set PHY_STATUS_23 [expr $EMIF_BASE_ADDR + 0x019c]
347 set PHY_STATUS_24 [expr $EMIF_BASE_ADDR + 0x01a0]
348 set PHY_STATUS_25 [expr $EMIF_BASE_ADDR + 0x01a4]
349 set PHY_STATUS_26 [expr $EMIF_BASE_ADDR + 0x01a8]
350 set PHY_STATUS_27 [expr $EMIF_BASE_ADDR + 0x01ac]
351 set PHY_STATUS_28 [expr $EMIF_BASE_ADDR + 0x01b0]
353 set EXT_PHY_CTRL_1 [expr $EMIF_BASE_ADDR + 0x0200]
354 set EXT_PHY_CTRL_1_SHDW [expr $EMIF_BASE_ADDR + 0x0204]
355 set EXT_PHY_CTRL_2 [expr $EMIF_BASE_ADDR + 0x0208]
356 set EXT_PHY_CTRL_2_SHDW [expr $EMIF_BASE_ADDR + 0x020c]
357 set EXT_PHY_CTRL_3 [expr $EMIF_BASE_ADDR + 0x0210]
358 set EXT_PHY_CTRL_3_SHDW [expr $EMIF_BASE_ADDR + 0x0214]
359 set EXT_PHY_CTRL_4 [expr $EMIF_BASE_ADDR + 0x0218]
360 set EXT_PHY_CTRL_4_SHDW [expr $EMIF_BASE_ADDR + 0x021c]
361 set EXT_PHY_CTRL_5 [expr $EMIF_BASE_ADDR + 0x0220]
362 set EXT_PHY_CTRL_5_SHDW [expr $EMIF_BASE_ADDR + 0x0224]
363 set EXT_PHY_CTRL_6 [expr $EMIF_BASE_ADDR + 0x0228]
364 set EXT_PHY_CTRL_6_SHDW [expr $EMIF_BASE_ADDR + 0x022c]
365 set EXT_PHY_CTRL_7 [expr $EMIF_BASE_ADDR + 0x0230]
366 set EXT_PHY_CTRL_7_SHDW [expr $EMIF_BASE_ADDR + 0x0234]
367 set EXT_PHY_CTRL_8 [expr $EMIF_BASE_ADDR + 0x0238]
368 set EXT_PHY_CTRL_8_SHDW [expr $EMIF_BASE_ADDR + 0x023c]
369 set EXT_PHY_CTRL_9 [expr $EMIF_BASE_ADDR + 0x0240]
370 set EXT_PHY_CTRL_9_SHDW [expr $EMIF_BASE_ADDR + 0x0244]
371 set EXT_PHY_CTRL_10 [expr $EMIF_BASE_ADDR + 0x0248]
372 set EXT_PHY_CTRL_10_SHDW [expr $EMIF_BASE_ADDR + 0x024c]
373 set EXT_PHY_CTRL_11 [expr $EMIF_BASE_ADDR + 0x0250]
374 set EXT_PHY_CTRL_11_SHDW [expr $EMIF_BASE_ADDR + 0x0254]
375 set EXT_PHY_CTRL_12 [expr $EMIF_BASE_ADDR + 0x0258]
376 set EXT_PHY_CTRL_12_SHDW [expr $EMIF_BASE_ADDR + 0x025c]
377 set EXT_PHY_CTRL_13 [expr $EMIF_BASE_ADDR + 0x0260]
378 set EXT_PHY_CTRL_13_SHDW [expr $EMIF_BASE_ADDR + 0x0264]
379 set EXT_PHY_CTRL_14 [expr $EMIF_BASE_ADDR + 0x0268]
380 set EXT_PHY_CTRL_14_SHDW [expr $EMIF_BASE_ADDR + 0x026c]
381 set EXT_PHY_CTRL_15 [expr $EMIF_BASE_ADDR + 0x0270]
382 set EXT_PHY_CTRL_15_SHDW [expr $EMIF_BASE_ADDR + 0x0274]
383 set EXT_PHY_CTRL_16 [expr $EMIF_BASE_ADDR + 0x0278]
384 set EXT_PHY_CTRL_16_SHDW [expr $EMIF_BASE_ADDR + 0x027c]
385 set EXT_PHY_CTRL_17 [expr $EMIF_BASE_ADDR + 0x0280]
386 set EXT_PHY_CTRL_17_SHDW [expr $EMIF_BASE_ADDR + 0x0284]
387 set EXT_PHY_CTRL_18 [expr $EMIF_BASE_ADDR + 0x0288]
388 set EXT_PHY_CTRL_18_SHDW [expr $EMIF_BASE_ADDR + 0x028c]
389 set EXT_PHY_CTRL_19 [expr $EMIF_BASE_ADDR + 0x0290]
390 set EXT_PHY_CTRL_19_SHDW [expr $EMIF_BASE_ADDR + 0x0294]
391 set EXT_PHY_CTRL_20 [expr $EMIF_BASE_ADDR + 0x0298]
392 set EXT_PHY_CTRL_20_SHDW [expr $EMIF_BASE_ADDR + 0x029c]
393 set EXT_PHY_CTRL_21 [expr $EMIF_BASE_ADDR + 0x02a0]
394 set EXT_PHY_CTRL_21_SHDW [expr $EMIF_BASE_ADDR + 0x02a4]
395 set EXT_PHY_CTRL_22 [expr $EMIF_BASE_ADDR + 0x02a8]
396 set EXT_PHY_CTRL_22_SHDW [expr $EMIF_BASE_ADDR + 0x02ac]
397 set EXT_PHY_CTRL_23 [expr $EMIF_BASE_ADDR + 0x02b0]
398 set EXT_PHY_CTRL_23_SHDW [expr $EMIF_BASE_ADDR + 0x02b4]
399 set EXT_PHY_CTRL_24 [expr $EMIF_BASE_ADDR + 0x02b8]
400 set EXT_PHY_CTRL_24_SHDW [expr $EMIF_BASE_ADDR + 0x02bc]
401 set EXT_PHY_CTRL_25 [expr $EMIF_BASE_ADDR + 0x02c0]
402 set EXT_PHY_CTRL_25_SHDW [expr $EMIF_BASE_ADDR + 0x02c4]
403 set EXT_PHY_CTRL_26 [expr $EMIF_BASE_ADDR + 0x02c8]
404 set EXT_PHY_CTRL_26_SHDW [expr $EMIF_BASE_ADDR + 0x02cc]
405 set EXT_PHY_CTRL_27 [expr $EMIF_BASE_ADDR + 0x02d0]
406 set EXT_PHY_CTRL_27_SHDW [expr $EMIF_BASE_ADDR + 0x02d4]
407 set EXT_PHY_CTRL_28 [expr $EMIF_BASE_ADDR + 0x02d8]
408 set EXT_PHY_CTRL_28_SHDW [expr $EMIF_BASE_ADDR + 0x02dc]
409 set EXT_PHY_CTRL_29 [expr $EMIF_BASE_ADDR + 0x02e0]
410 set EXT_PHY_CTRL_29_SHDW [expr $EMIF_BASE_ADDR + 0x02e4]
411 set EXT_PHY_CTRL_30 [expr $EMIF_BASE_ADDR + 0x02e8]
412 set EXT_PHY_CTRL_30_SHDW [expr $EMIF_BASE_ADDR + 0x02ec]
413 set EXT_PHY_CTRL_31 [expr $EMIF_BASE_ADDR + 0x02f0]
414 set EXT_PHY_CTRL_31_SHDW [expr $EMIF_BASE_ADDR + 0x02f4]
415 set EXT_PHY_CTRL_32 [expr $EMIF_BASE_ADDR + 0x02f8]
416 set EXT_PHY_CTRL_32_SHDW [expr $EMIF_BASE_ADDR + 0x02fc]
417 set EXT_PHY_CTRL_33 [expr $EMIF_BASE_ADDR + 0x0300]
418 set EXT_PHY_CTRL_33_SHDW [expr $EMIF_BASE_ADDR + 0x0304]
419 set EXT_PHY_CTRL_34 [expr $EMIF_BASE_ADDR + 0x0308]
420 set EXT_PHY_CTRL_34_SHDW [expr $EMIF_BASE_ADDR + 0x030c]
421 set EXT_PHY_CTRL_35 [expr $EMIF_BASE_ADDR + 0x0310]
422 set EXT_PHY_CTRL_35_SHDW [expr $EMIF_BASE_ADDR + 0x0314]
423 set EXT_PHY_CTRL_36 [expr $EMIF_BASE_ADDR + 0x0318]
424 set EXT_PHY_CTRL_36_SHDW [expr $EMIF_BASE_ADDR + 0x031c]
426 set WDT1_BASE_ADDR 0x44e35000
427 set WDT1_W_PEND_WSPR [expr $WDT1_BASE_ADDR + 0x0034]
428 set WDT1_WSPR [expr $WDT1_BASE_ADDR + 0x0048]
430 set RTC_BASE_ADDR 0x44e3e000
431 set RTC_KICK0R [expr $RTC_BASE_ADDR + 0x6c]
432 set RTC_KICK1R [expr $RTC_BASE_ADDR + 0x70]
435 if { [info exists CHIPNAME] } {
436 set _CHIPNAME $CHIPNAME
444 if { [info exists M3_DAP_TAPID] } {
445 set _M3_DAP_TAPID $M3_DAP_TAPID
447 set _M3_DAP_TAPID 0x4b6b902f
449 jtag newtap $_CHIPNAME m3_dap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_M3_DAP_TAPID -disable
450 jtag configure $_CHIPNAME.m3_dap -event tap-enable "icepick_d_tapenable $_CHIPNAME.jrc 11"
455 if { [info exists DAP_TAPID] } {
456 set _DAP_TAPID $DAP_TAPID
458 set _DAP_TAPID 0x4b6b902f
460 jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -disable
461 jtag configure $_CHIPNAME.dap -event tap-enable "icepick_d_tapenable $_CHIPNAME.jrc 12"
464 # ICEpick-D (JTAG route controller)
466 if { [info exists JRC_TAPID] } {
467 set _JRC_TAPID $JRC_TAPID
469 set _JRC_TAPID 0x0b98c02f
471 jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f -expected-id $_JRC_TAPID -ignore-version
472 jtag configure $_CHIPNAME.jrc -event setup "jtag tapenable $_CHIPNAME.dap"
473 # some TCK tycles are required to activate the DEBUG power domain
474 jtag configure $_CHIPNAME.jrc -event post-reset "runtest 100"
479 set _TARGETNAME $_CHIPNAME.cpu
480 target create $_TARGETNAME cortex_a -chain-position $_CHIPNAME.dap -dbgbase 0x80000000
482 # SRAM: 256K at 0x4030.0000
483 $_TARGETNAME configure -work-area-phys 0x40300000 -work-area-size 0x40000