target: rename cortex_m3 to cortex_m
[openocd.git] / tcl / target / dsp568013.cfg
1 # Script for freescale DSP568013
2
3 if { [info exists CHIPNAME] } {
4 set _CHIPNAME $CHIPNAME
5 } else {
6 set _CHIPNAME dsp568013
7 }
8
9 if { [info exists ENDIAN] } {
10 set _ENDIAN $ENDIAN
11 } else {
12 # this defaults to a big endian
13 set _ENDIAN little
14 }
15
16 if { [info exists CPUTAPID] } {
17 set _CPUTAPID $CPUTAPID
18 } else {
19 set _CPUTAPID 0x01f2401d
20 }
21
22 #jtag speed
23 adapter_khz 800
24
25 reset_config srst_only
26
27 #MASTER tap
28 jtag newtap $_CHIPNAME chp -irlen 8 -ircapture 1 -irmask 0x03 -expected-id $_CPUTAPID
29
30 #CORE tap
31 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 1 -irmask 0x03 -disable -expected-id 0x02211004
32
33 #target configuration - There is only 1 tap at a time, hence only 1 target is defined.
34 set _TARGETNAME $_CHIPNAME.cpu
35 target create $_TARGETNAME dsp5680xx -endian $_ENDIAN -chain-position $_TARGETNAME
36
37 # Setup the interesting tap
38 # Disable polling to be able to get idcode from core tap. If re enabled, can be re enabled, but it should be disabled to correctly unlock flash (operations requiere certain instruction to be in the IR register during reset, and polling would change this)
39 jtag configure $_CHIPNAME.chp -event setup "
40 jtag tapenable $_TARGETNAME
41 poll off
42 "
43
44 #select CORE tap by modifying the TLM register.
45 #to be used when MASTER tap is selected.
46 jtag configure $_TARGETNAME -event tap-enable "
47 irscan $_CHIPNAME.chp 0x05;
48 drscan $_CHIPNAME.chp 4 0x02;
49 jtag tapdisable $_CHIPNAME.chp;
50 "
51
52 #select MASTER tap by modifying the TLM register.
53 #to be used when CORE tap is selected.
54 jtag configure $_CHIPNAME.chp -event tap-enable "
55 irscan $_TARGETNAME 0x08;
56 drscan $_TARGETNAME 4 0x1;
57 jtag tapdisable $_TARGETNAME;
58 "
59
60 #disables the master tap
61 jtag configure $_TARGETNAME -event tap-disable "
62 "
63 #TODO FIND SMARTER WAY.
64
65 jtag configure $_CHIPNAME.chp -event tap-disable "
66 "
67 #TODO FIND SMARTER WAY.
68
69
70 #working area at base of ram
71 $_TARGETNAME configure -work-area-virt 0
72
73 #setup flash
74 set _FLASHNAME $_CHIPNAME.flash
75 flash bank $_FLASHNAME dsp5680xx_flash 0 0 2 1 $_TARGETNAME
76

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)