1 # SPDX-License-Identifier: GPL-2.0-or-later
3 # The ESP32-S3 only supports JTAG.
6 set CPU_MAX_ADDRESS 0xFFFFFFFF
7 source [find bitsbytes.tcl]
8 source [find memory.tcl]
9 source [find mmr_helpers.tcl]
11 if { [info exists CHIPNAME] } {
12 set _CHIPNAME $CHIPNAME
17 if { [info exists CPUTAPID] } {
18 set _CPUTAPID $CPUTAPID
20 set _CPUTAPID 0x120034e5
23 if { [info exists ESP32_S3_ONLYCPU] } {
24 set _ONLYCPU $ESP32_S3_ONLYCPU
31 set _TARGETNAME_0 $_CHIPNAME.$_CPU0NAME
32 set _TARGETNAME_1 $_CHIPNAME.$_CPU1NAME
34 jtag newtap $_CHIPNAME $_CPU0NAME -irlen 5 -expected-id $_CPUTAPID
35 if { $_ONLYCPU != 1 } {
36 jtag newtap $_CHIPNAME $_CPU1NAME -irlen 5 -expected-id $_CPUTAPID
38 jtag newtap $_CHIPNAME $_CPU1NAME -irlen 5 -disable -expected-id $_CPUTAPID
41 proc esp32s3_memprot_is_enabled { } {
42 # TODO: after https://review.openocd.org/c/openocd/+/7016 merged
47 target create $_TARGETNAME_0 $_CHIPNAME -endian little -chain-position $_TARGETNAME_0 -coreid 0
49 if { $_ONLYCPU != 1 } {
50 target create $_TARGETNAME_1 $_CHIPNAME -endian little -chain-position $_TARGETNAME_1 -coreid 1
51 target smp $_TARGETNAME_0 $_TARGETNAME_1
54 $_TARGETNAME_0 xtensa maskisr on
55 $_TARGETNAME_0 xtensa smpbreak BreakIn BreakOut
57 $_TARGETNAME_0 configure -event gdb-attach {
58 $_TARGETNAME_0 xtensa smpbreak BreakIn BreakOut
59 # necessary to auto-probe flash bank when GDB is connected
61 if { [esp32s3_memprot_is_enabled] } {
62 # 'reset halt' to disable memory protection and allow flasher to work correctly
63 echo "Memory protection is enabled. Reset target to disable it..."
67 $_TARGETNAME_0 configure -event reset-assert-post { soft_reset_halt }
69 if { $_ONLYCPU != 1 } {
70 $_TARGETNAME_1 configure -event gdb-attach {
71 $_TARGETNAME_1 xtensa smpbreak BreakIn BreakOut
72 # necessary to auto-probe flash bank when GDB is connected
74 if { [esp32s3_memprot_is_enabled] } {
75 # 'reset halt' to disable memory protection and allow flasher to work correctly
76 echo "Memory protection is enabled. Reset target to disable it..."
80 $_TARGETNAME_1 configure -event reset-assert-post { soft_reset_halt }
83 gdb_breakpoint_override hard
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)