tcl/target/imx6: add yet another SJC tapid
[openocd.git] / tcl / target / stm32f2x.cfg
1 # script for stm32f2x family
2
3 #
4 # stm32 devices support both JTAG and SWD transports.
5 #
6 source [find target/swj-dp.tcl]
7
8 if { [info exists CHIPNAME] } {
9 set _CHIPNAME $CHIPNAME
10 } else {
11 set _CHIPNAME stm32f2x
12 }
13
14 if { [info exists ENDIAN] } {
15 set _ENDIAN $ENDIAN
16 } else {
17 set _ENDIAN little
18 }
19
20 # Work-area is a space in RAM used for flash programming
21 # By default use 64kB
22 if { [info exists WORKAREASIZE] } {
23 set _WORKAREASIZE $WORKAREASIZE
24 } else {
25 set _WORKAREASIZE 0x10000
26 }
27
28 # JTAG speed should be <= F_CPU/6. F_CPU after reset is 8MHz, so use F_JTAG = 1MHz
29 #
30 # Since we may be running of an RC oscilator, we crank down the speed a
31 # bit more to be on the safe side. Perhaps superstition, but if are
32 # running off a crystal, we can run closer to the limit. Note
33 # that there can be a pretty wide band where things are more or less stable.
34 adapter_khz 1000
35
36 adapter_nsrst_delay 100
37 if {[using_jtag]} {
38 jtag_ntrst_delay 100
39 }
40
41 #jtag scan chain
42 if { [info exists CPUTAPID] } {
43 set _CPUTAPID $CPUTAPID
44 } else {
45 if { [using_jtag] } {
46 # See STM Document RM0033
47 # Section 32.6.3 - corresponds to Cortex-M3 r2p0
48 set _CPUTAPID 0x4ba00477
49 } {
50 set _CPUTAPID 0x2ba01477
51 }
52 }
53
54 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
55
56 if { [info exists BSTAPID] } {
57 set _BSTAPID $BSTAPID
58 } else {
59 # See STM Document RM0033
60 # Section 32.6.2
61 #
62 set _BSTAPID 0x06411041
63 }
64
65 if {[using_jtag]} {
66 swj_newdap $_CHIPNAME bs -irlen 5 -expected-id $_BSTAPID
67 }
68
69 set _TARGETNAME $_CHIPNAME.cpu
70 target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME
71
72 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
73
74 set _FLASHNAME $_CHIPNAME.flash
75 flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
76
77 if {![using_hla]} {
78 # if srst is not fitted use SYSRESETREQ to
79 # perform a soft reset
80 cortex_m reset_config sysresetreq
81 }

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)