NEWS: mention removal of obsolete commands
[openocd.git] / NEWS
diff --git a/NEWS b/NEWS
index ce4896fb8b0da345cb401d2497823307288384ec..cbd552617788c2c7d073a463356bc7cc8057356b 100644 (file)
--- a/NEWS
+++ b/NEWS
@@ -11,27 +11,33 @@ Boundary Scan:
 
 Target Layer:
        General
+               - Removed commands which have been obsolete for at least
+                 a year (from both documentation and, sometimes, code).
                - new "reset-assert" event, for systems without SRST
        ARM
+               - supports "reset-assert" event (except on Cortex-M3)
                - renamed "armv4_5" command prefix as "arm"
                - recognize TrustZone "Secure Monitor" mode
                - "arm regs" command output changed
                - register names use "sp" not "r13"
                - add top-level "mcr" and "mrc" commands, replacing
                  various core-specific operations
-               - basic semihosting support
+               - basic semihosting support (ARM7/ARM9 only, for now)
        ARM11
-               - Preliminary ETM and ETB hookup
-               - accelerated "flash erase_check"
-               - accelerated GDB memory checksum
-               - support "arm regs" command
-               - can access all core modes and registers
-               - watchpoint support
+               - Should act much more like other ARM cores:
+                  * Preliminary ETM and ETB hookup
+                  * accelerated "flash erase_check"
+                  * accelerated GDB memory checksum
+                  * support "arm regs" command
+                  * can access all core modes and registers
+                  * watchpoint support
+               - Shares some core debug code with Cortex-A8
        Cortex-A8
-               - support "arm regs" command
-               - can access all core modes and registers
-               - supports "reset-assert" event (used on OMAP3530)
-               - watchpoint support
+               - Should act much more like other ARM cores:
+                  * support "arm regs" command
+                  * can access all core modes and registers
+                  * watchpoint support
+               - Shares some core debug code with ARM11
        Cortex-M3
                - Exposed DWT registers like cycle counter
                - vector_catch settings not clobbered by resets
@@ -54,6 +60,7 @@ Flash Layer:
                want to erase the rest of the first and/or last sectors
                instead of failing, you must pass an explicit "pad" flag.
        New at91sam9 NAND controller driver.
+       New s3c64xx NAND controller driver.
 
 Board, Target, and Interface Configuration Scripts:
        ARM9

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)