flash: EFM32 flash implementation
[openocd.git] / contrib / loaders / flash / efm32.S
diff --git a/contrib/loaders/flash/efm32.S b/contrib/loaders/flash/efm32.S
new file mode 100644 (file)
index 0000000..900ddab
--- /dev/null
@@ -0,0 +1,114 @@
+/***************************************************************************
+ *   Copyright (C) 2011 by Andreas Fritiofson                              *
+ *   andreas.fritiofson@gmail.com                                          *
+ *   Copyright (C) 2013 by Roman Dmitrienko                                *
+ *   me@iamroman.org                                                       *
+ *                                                                         *
+ *   This program is free software; you can redistribute it and/or modify  *
+ *   it under the terms of the GNU General Public License as published by  *
+ *   the Free Software Foundation; either version 2 of the License, or     *
+ *   (at your option) any later version.                                   *
+ *                                                                         *
+ *   This program is distributed in the hope that it will be useful,       *
+ *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
+ *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
+ *   GNU General Public License for more details.                          *
+ *                                                                         *
+ *   You should have received a copy of the GNU General Public License     *
+ *   along with this program; if not, write to the                         *
+ *   Free Software Foundation, Inc.,                                       *
+ *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
+ ***************************************************************************/
+
+       .text
+       .syntax unified
+       .cpu cortex-m0
+       .thumb
+       .thumb_func
+
+       /* Params:
+        * r0 - flash base (in), status (out)
+        * r1 - count (word-32bit)
+        * r2 - workarea start
+        * r3 - workarea end
+        * r4 - target address
+        * Clobbered:
+        * r5 - rp
+        * r6 - wp, tmp
+        * r7 - tmp
+        */
+
+/* offsets of registers from flash reg base */
+#define EFM32_MSC_WRITECTRL_OFFSET      0x008
+#define EFM32_MSC_WRITECMD_OFFSET       0x00c
+#define EFM32_MSC_ADDRB_OFFSET          0x010
+#define EFM32_MSC_WDATA_OFFSET          0x018
+#define EFM32_MSC_STATUS_OFFSET         0x01c
+#define EFM32_MSC_LOCK_OFFSET           0x03c
+
+       /* unlock MSC */
+       ldr     r6, =#0x1b71
+       str     r6, [r0, #EFM32_MSC_LOCK_OFFSET]
+       /* set WREN to 1 */
+       movs    r6, #1
+       str     r6, [r0, #EFM32_MSC_WRITECTRL_OFFSET]
+
+wait_fifo:
+       ldr     r6, [r2, #0]    /* read wp */
+       cmp     r6, #0          /* abort if wp == 0 */
+       beq     exit
+       ldr     r5, [r2, #4]    /* read rp */
+       cmp     r5, r6          /* wait until rp != wp */
+       beq     wait_fifo
+
+       /* store address in MSC_ADDRB */
+       str     r4, [r0, #EFM32_MSC_ADDRB_OFFSET]
+       /* set LADDRIM bit */
+       movs    r6, #1
+       str     r6, [r0, #EFM32_MSC_WRITECMD_OFFSET]
+       /* check status for INVADDR and/or LOCKED */
+       ldr     r6, [r0, #EFM32_MSC_STATUS_OFFSET]
+       movs    r7, #6
+       tst     r6, r7
+       bne     error
+
+       /* wait for WDATAREADY */
+wait_wdataready:
+       ldr     r6, [r0, #EFM32_MSC_STATUS_OFFSET]
+       movs    r7, #8
+       tst     r6, r7
+       beq     wait_wdataready
+
+       /* load data to WDATA */
+       ldr     r6, [r5]
+       str     r6, [r0, #EFM32_MSC_WDATA_OFFSET]
+       /* set WRITEONCE bit */
+       movs    r6, #8
+       str     r6, [r0, #EFM32_MSC_WRITECMD_OFFSET]
+
+       adds    r5, #4          /* rp++ */
+       adds    r4, #4          /* target_address++ */
+
+       /* wait until BUSY flag is reset */
+busy:
+       ldr     r6, [r0, #EFM32_MSC_STATUS_OFFSET]
+       movs    r7, #1
+       tst     r6, r7
+       bne     busy
+
+       cmp     r5, r3          /* wrap rp at end of buffer */
+       bcc     no_wrap
+       mov     r5, r2
+       adds    r5, #8
+no_wrap:
+       str     r5, [r2, #4]    /* store rp */
+       subs    r1, r1, #1      /* decrement word count */
+       cmp     r1, #0
+       beq     exit            /* loop if not done */
+       b       wait_fifo
+error:
+       movs    r0, #0
+       str     r0, [r2, #4]    /* set rp = 0 on error */
+exit:
+       mov     r0, r6          /* return status in r0 */
+       bkpt    #0

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)