flash: add stm32f2x async flash loader
[openocd.git] / contrib / loaders / flash / stm32f2x.S
index 49c821b6060e0838e8fab19d4f952afd78c7838a..7ac5e3c0669daef7440de5fb4ff26130af98434e 100644 (file)
  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  ***************************************************************************/
 
-
-// Build : arm-eabi-gcc -c stm32f2xxx.S
        .text
        .syntax unified
        .cpu cortex-m3
        .thumb
        .thumb_func
-       .global write
 
 /*
-       r0 - source address
-       r1 - target address
-       r2 - count (halfword-16bit)
-       r3 - result out
-       r4 - flash base
-*/
+ * Params :
+ * r0 = workarea start, status (out)
+ * r1 = workarea end
+ * r2 = target address
+ * r3 = count (16bit words)
+ * r4 = flash base
+ *
+ * Clobbered:
+ * r6 - temp
+ * r7 - rp
+ * r8 - wp, tmp
+ */
 
 #define STM32_FLASH_CR_OFFSET  0x10                    /* offset of CR register in FLASH struct */
-#define STM32_FLASH_SR_OFFSET  0x0c                    /* offset of CR register in FLASH struct */
+#define STM32_FLASH_SR_OFFSET  0x0c                    /* offset of SR register in FLASH struct */
 
-write:
+wait_fifo:
+       ldr     r8, [r0, #0]    /* read wp */
+       cmp     r8, #0                  /* abort if wp == 0 */
+       beq     exit
+       ldr     r7, [r0, #4]    /* read rp */
+       cmp     r7, r8                  /* wait until rp != wp */
+       beq     wait_fifo
 
-write_half_word:
-       ldr             r3, STM32_PROG16
-       str             r3, [r4, #STM32_FLASH_CR_OFFSET]
-       ldrh    r3, [r0], #0x02                                         /* read one half-word from src, increment ptr */
-       strh    r3, [r1], #0x02                                         /* write one half-word from src, increment ptr */
+       ldr             r6, STM32_PROG16
+       str             r6, [r4, #STM32_FLASH_CR_OFFSET]
+       ldrh    r6, [r7], #0x02                                         /* read one half-word from src, increment ptr */
+       strh    r6, [r2], #0x02                                         /* write one half-word from src, increment ptr */
 busy:
-       ldr     r3, [r4, #STM32_FLASH_SR_OFFSET]
-       tst     r3, #0x10000                                            /* BSY (bit0) == 1 => operation in progress */
-       beq     busy                                                            /* wait more... */
-       tst             r3, #0xf0                                                       /* PGSERR | PGPERR | PGAERR | WRPERR */
-       bne             exit                                                            /* fail... */
-       subs    r2, r2, #0x01                                           /* decrement counter */
-       bne             write_half_word                                         /* write next half-word if anything left */
+       ldr     r6, [r4, #STM32_FLASH_SR_OFFSET]
+       tst     r6, #0x10000                                            /* BSY (bit16) == 1 => operation in progress */
+       bne     busy                                                            /* wait more... */
+       tst             r6, #0xf0                                                       /* PGSERR | PGPERR | PGAERR | WRPERR */
+       bne             error                                                           /* fail... */
+
+       cmp     r7, r1                  /* wrap rp at end of buffer */
+       it      cs
+       addcs   r7, r0, #8              /* skip loader args */
+       str     r7, [r0, #4]    /* store rp */
+       subs    r3, r3, #1              /* decrement halfword count */
+       cbz     r3, exit                /* loop if not done */
+       b               wait_fifo
+error:
+       movs    r1, #0
+       str             r1, [r0, #4]    /* set rp = 0 on error */
 exit:
+       mov             r0, r6                  /* return status in r0 */
        bkpt    #0x00
 
-
-STM32_PROG16: .word 0x101                                              /* PG | PSIZE_16*/
+STM32_PROG16: .word 0x101      /* PG | PSIZE_16*/

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)