Code Review / openocd.git / blobdiff
? search:
summary | shortlog | log | commit | commitdiff | review | tree
raw | inline | side by side
quark_x10xx: add new target quark_x10xx
[openocd.git] / src / target / Makefile.am
diff --git a/src/target/Makefile.am b/src/target/Makefile.am
index 90796180e4f2146ed9b213547f862253a25b3185..159f0fa4307c426935c971445caa7178519d15ab 100644 (file)
--- a/src/target/Makefile.am
+++ b/src/target/Makefile.am
@@ -1,3 +1,4 @@
+include $(top_srcdir)/common.mk
 
 if OOCD_TRACE
 OOCD_TRACE_FILES = oocd_trace.c
@@ -5,35 +6,201 @@ else
 OOCD_TRACE_FILES =
 endif
 
-AM_CPPFLAGS = \
-       -I$(top_srcdir)/src/helper \
-       -I$(top_srcdir)/src/jtag \
-       -I$(top_srcdir)/src/xsvf
+SUBDIRS = openrisc
+libtarget_la_LIBADD = $(top_builddir)/src/target/openrisc/libopenrisc.la
+
+BIN2C          = $(top_builddir)/src/helper/bin2char$(EXEEXT_FOR_BUILD)
+
+DEBUG_HANDLER  = $(srcdir)/xscale/debug_handler.bin
+EXTRA_DIST = \
+       startup.tcl \
+       $(DEBUG_HANDLER)
+
+DEBUG_HEADER   = xscale_debug.h
+BUILT_SOURCES = $(DEBUG_HEADER)
+CLEANFILES = $(DEBUG_HEADER)
+
+$(DEBUG_HEADER): $(BIN2C) $(DEBUG_HANDLER)
+       $(BIN2C) < $(DEBUG_HANDLER) xscale_debug_handler > xscale_debug.h
 
 METASOURCES = AUTO
 noinst_LTLIBRARIES = libtarget.la
-libtarget_la_SOURCES = target.c register.c breakpoints.c \
-       armv4_5.c embeddedice.c etm.c arm7tdmi.c arm9tdmi.c \
-       arm_jtag.c arm7_9_common.c algorithm.c arm920t.c arm720t.c armv4_5_mmu.c armv4_5_cache.c arm_disassembler.c \
-       arm966e.c arm926ejs.c feroceon.c etb.c xscale.c arm_simulator.c image.c armv7m.c cortex_m3.c cortex_a8.c arm_adi_v5.c \
-       etm_dummy.c $(OOCD_TRACE_FILES) target_request.c trace.c arm11.c arm11_dbgtap.c mips32.c mips_m4k.c \
-       mips32_pracc.c mips32_dmaacc.c mips_ejtag.c avrt.c
-noinst_HEADERS = target.h trace.h register.h armv4_5.h embeddedice.h etm.h arm7tdmi.h arm9tdmi.h \
-       arm_jtag.h arm7_9_common.h arm920t.h arm720t.h armv4_5_mmu.h armv4_5_cache.h breakpoints.h algorithm.h \
-       arm_disassembler.h arm966e.h arm926ejs.h etb.h xscale.h arm_simulator.h image.h armv7m.h cortex_m3.h cortex_a8.h arm_adi_v5.h \
-       etm_dummy.h oocd_trace.h target_request.h trace.h arm11.h mips32.h mips_m4k.h mips_ejtag.h mips32_pracc.h mips32_dmaacc.h avrt.h
-
-nobase_dist_pkglib_DATA =
-nobase_dist_pkglib_DATA += xscale/debug_handler.bin 
-nobase_dist_pkglib_DATA += ecos/at91eb40a.elf
-# Various chip targets
-nobase_dist_pkglib_DATA += $(wildcard $(srcdir)/target/*.cfg)
-# Various jtag interfaces
-nobase_dist_pkglib_DATA += $(wildcard $(srcdir)/interface/*.cfg)
-# Various preconfigured boards
-nobase_dist_pkglib_DATA += $(wildcard $(srcdir)/board/*.cfg)
-
-# test files
-nobase_dist_pkglib_DATA += $(wildcard $(srcdir)/test/*.cfg)
-
-MAINTAINERCLEANFILES = Makefile.in
+libtarget_la_SOURCES = \
+       $(TARGET_CORE_SRC) \
+       $(ARM_DEBUG_SRC) \
+       $(ARMV4_5_SRC) \
+       $(ARMV6_SRC) \
+       $(ARMV7_SRC) \
+       $(ARM_MISC_SRC) \
+       $(AVR32_SRC) \
+       $(MIPS32_SRC) \
+       $(NDS32_SRC) \
+       $(INTEL_IA32_SRC) \
+       avrt.c \
+       dsp563xx.c \
+       dsp563xx_once.c \
+       dsp5680xx.c \
+       hla_target.c
+
+TARGET_CORE_SRC = \
+       algorithm.c \
+       register.c \
+       image.c \
+       breakpoints.c \
+       target.c \
+       target_request.c \
+       testee.c \
+       smp.c
+
+ARMV4_5_SRC = \
+       armv4_5.c \
+       armv4_5_mmu.c \
+       armv4_5_cache.c \
+       $(ARM7_9_SRC)
+
+ARM7_9_SRC = \
+       arm7_9_common.c \
+       arm7tdmi.c \
+       arm720t.c \
+       arm9tdmi.c \
+       arm920t.c \
+       arm966e.c \
+       arm946e.c \
+       arm926ejs.c \
+       feroceon.c
+
+ARM_MISC_SRC = \
+       fa526.c \
+       xscale.c
+
+ARMV6_SRC = \
+       arm11.c \
+       arm11_dbgtap.c
+
+ARMV7_SRC = \
+       armv7m.c \
+       cortex_m.c \
+       armv7a.c \
+       cortex_a.c
+
+ARM_DEBUG_SRC = \
+       arm_dpm.c \
+       arm_jtag.c \
+       arm_disassembler.c \
+       arm_simulator.c \
+       arm_semihosting.c \
+       arm_adi_v5.c \
+       adi_v5_jtag.c \
+       adi_v5_swd.c \
+       adi_v5_cmsis_dap.c \
+       embeddedice.c \
+       trace.c \
+       etb.c \
+       etm.c \
+       $(OOCD_TRACE_FILES) \
+       etm_dummy.c
+
+AVR32_SRC = \
+       avr32_ap7k.c \
+       avr32_jtag.c \
+       avr32_mem.c \
+       avr32_regs.c
+
+MIPS32_SRC = \
+       mips32.c \
+       mips_m4k.c \
+       mips32_pracc.c \
+       mips32_dmaacc.c \
+       mips_ejtag.c
+
+NDS32_SRC = \
+       nds32.c \
+       nds32_reg.c \
+       nds32_cmd.c \
+       nds32_disassembler.c \
+       nds32_tlb.c \
+       nds32_v2.c \
+       nds32_v3_common.c \
+       nds32_v3.c \
+       nds32_v3m.c \
+       nds32_aice.c
+
+INTEL_IA32_SRC = \
+       quark_x10xx.c \
+       lakemont.c \
+       x86_32_common.c
+
+noinst_HEADERS = \
+       algorithm.h \
+       arm.h \
+       arm_dpm.h \
+       arm_jtag.h \
+       arm_adi_v5.h \
+       arm_disassembler.h \
+       arm_opcodes.h \
+       arm_simulator.h \
+       arm_semihosting.h \
+       arm7_9_common.h \
+       arm7tdmi.h \
+       arm720t.h \
+       arm9tdmi.h \
+       arm920t.h \
+       arm926ejs.h \
+       arm966e.h \
+       arm946e.h \
+       arm11.h \
+       arm11_dbgtap.h \
+       armv4_5.h \
+       armv4_5_mmu.h \
+       armv4_5_cache.h \
+       armv7a.h \
+       armv7m.h \
+       avrt.h \
+       dsp563xx.h \
+       dsp563xx_once.h \
+       dsp5680xx.h \
+       breakpoints.h \
+       cortex_m.h \
+       cortex_a.h \
+       embeddedice.h \
+       etb.h \
+       etm.h \
+       etm_dummy.h \
+       image.h \
+       mips32.h \
+       mips_m4k.h \
+       mips_ejtag.h \
+       mips32_pracc.h \
+       mips32_dmaacc.h \
+       oocd_trace.h \
+       register.h \
+       target.h \
+       target_type.h \
+       trace.h \
+       target_request.h \
+       trace.h \
+       xscale.h \
+       smp.h \
+       avr32_ap7k.h \
+       avr32_jtag.h \
+       avr32_mem.h \
+       avr32_regs.h \
+       nds32.h \
+       nds32_cmd.h \
+       nds32_disassembler.h \
+       nds32_edm.h \
+       nds32_insn.h \
+       nds32_reg.h \
+       nds32_tlb.h \
+       nds32_v2.h \
+       nds32_v3_common.h \
+       nds32_v3.h \
+       nds32_v3m.h \
+       nds32_aice.h \
+       lakemont.h \
+       x86_32_common.h
+
+ocddatadir = $(pkglibdir)
+nobase_dist_ocddata_DATA =
+
+MAINTAINERCLEANFILES = $(srcdir)/Makefile.in
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)